aboutsummaryrefslogtreecommitdiff
path: root/cad/verilator
diff options
context:
space:
mode:
authorYuri Victorovich <yuri@FreeBSD.org>2019-10-19 22:07:56 +0000
committerYuri Victorovich <yuri@FreeBSD.org>2019-10-19 22:07:56 +0000
commit6ead058b02e5c0108535f775fea352d19838f580 (patch)
tree7d8cfef4db8a6a66127a7b91771a9a9531a99cf0 /cad/verilator
parent4294b7ce41bee52b397dd97818aa2c5f7a4e31f7 (diff)
downloadports-6ead058b02e5c0108535f775fea352d19838f580.tar.gz
ports-6ead058b02e5c0108535f775fea352d19838f580.zip
Notes
Diffstat (limited to 'cad/verilator')
-rw-r--r--cad/verilator/Makefile9
-rw-r--r--cad/verilator/distinfo6
-rw-r--r--cad/verilator/pkg-plist4
3 files changed, 7 insertions, 12 deletions
diff --git a/cad/verilator/Makefile b/cad/verilator/Makefile
index 05877b553abc..1fa95ce8ae25 100644
--- a/cad/verilator/Makefile
+++ b/cad/verilator/Makefile
@@ -1,8 +1,7 @@
# $FreeBSD$
PORTNAME= verilator
-PORTVERSION= 4.008
-PORTREVISION= 2
+DISTVERSION= 4.020
CATEGORIES= cad
MASTER_SITES= https://www.veripool.org/ftp/
@@ -10,9 +9,9 @@ MAINTAINER= kevinz5000@gmail.com
COMMENT= Synthesizable Verilog to C++ compiler
LICENSE= GPLv3
-LICENSE_FILE= ${WRKSRC}/COPYING
+LICENSE_FILE= ${WRKSRC}/LICENSE
-USES= bison compiler:c++11-lang gmake pathfix perl5 tar:tgz
+USES= bison compiler:c++14-lang gmake pathfix perl5 tar:tgz
GNU_CONFIGURE= yes
CONFIGURE_ENV= INSTALL_PROGRAM="${INSTALL_SCRIPT}"
@@ -25,6 +24,6 @@ post-build:
@${STRIP_CMD} ${WRKSRC}/bin/verilator_bin
post-install:
- ${RM} ${STAGEDIR}${PREFIX}/bin/verilator_bin_dbg ${STAGEDIR}${PREFIX}/bin/verilator_coverage_bin_dbg
+ @${RM} ${STAGEDIR}${PREFIX}/bin/verilator_bin_dbg ${STAGEDIR}${PREFIX}/bin/verilator_coverage_bin_dbg
.include <bsd.port.mk>
diff --git a/cad/verilator/distinfo b/cad/verilator/distinfo
index 2c6913c94e77..1fe38e1923c0 100644
--- a/cad/verilator/distinfo
+++ b/cad/verilator/distinfo
@@ -1,3 +1,3 @@
-TIMESTAMP = 1548558502
-SHA256 (verilator-4.008.tgz) = d5cef6edd3bdb7754776d902daae7a7e5dd662baa7c7f895cb7028b1d6910cac
-SIZE (verilator-4.008.tgz) = 2519234
+TIMESTAMP = 1571513048
+SHA256 (verilator-4.020.tgz) = abd79fc2a54cab9da33dfccd669bda3baa71e79060abec17517f0b7374dbc31a
+SIZE (verilator-4.020.tgz) = 2355177
diff --git a/cad/verilator/pkg-plist b/cad/verilator/pkg-plist
index f267bee8983d..f63277914ce0 100644
--- a/cad/verilator/pkg-plist
+++ b/cad/verilator/pkg-plist
@@ -32,8 +32,6 @@ man/man1/verilator_profcfunc.1.gz
%%DATADIR%%/include/gtkwave/fst_config.h
%%DATADIR%%/include/gtkwave/fstapi.c
%%DATADIR%%/include/gtkwave/fstapi.h
-%%DATADIR%%/include/gtkwave/lxt2_write.cpp
-%%DATADIR%%/include/gtkwave/lxt2_write.h
%%DATADIR%%/include/gtkwave/lz4.c
%%DATADIR%%/include/gtkwave/lz4.h
%%DATADIR%%/include/gtkwave/wavealloca.h
@@ -52,8 +50,6 @@ man/man1/verilator_profcfunc.1.gz
%%DATADIR%%/include/verilated_fst_c.h
%%DATADIR%%/include/verilated_heavy.h
%%DATADIR%%/include/verilated_imp.h
-%%DATADIR%%/include/verilated_lxt2_c.cpp
-%%DATADIR%%/include/verilated_lxt2_c.h
%%DATADIR%%/include/verilated_save.cpp
%%DATADIR%%/include/verilated_save.h
%%DATADIR%%/include/verilated_sc.h