aboutsummaryrefslogtreecommitdiff
path: root/cad
diff options
context:
space:
mode:
authorWill Andrews <will@FreeBSD.org>2003-05-17 03:17:55 +0000
committerWill Andrews <will@FreeBSD.org>2003-05-17 03:17:55 +0000
commit158f9c87d6c3cb1ceeefc366b6858f52e72e5210 (patch)
tree1ce05a849136455113333d0f2e199e5323a85dea /cad
parent2979d5f96aff817fdb8aad68fd0e45bd0192e36c (diff)
downloadports-158f9c87d6c3cb1ceeefc366b6858f52e72e5210.tar.gz
ports-158f9c87d6c3cb1ceeefc366b6858f52e72e5210.zip
Notes
Diffstat (limited to 'cad')
-rw-r--r--cad/iverilog/Makefile7
1 files changed, 3 insertions, 4 deletions
diff --git a/cad/iverilog/Makefile b/cad/iverilog/Makefile
index da95c1926c41..e441e1a25f97 100644
--- a/cad/iverilog/Makefile
+++ b/cad/iverilog/Makefile
@@ -13,13 +13,12 @@ MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v${PORTVERSION}/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= keichii@FreeBSD.org
-COMMENT= Icarus Verilog is a Verilog simulation and synthesis tool
-
-GNU_CONFIGURE= yes
+COMMENT= A Verilog simulation and synthesis tool
USE_BISON= yes
USE_GMAKE= yes
+GNU_CONFIGURE= yes
-MAN1= iverilog.1 vvp.1
+MAN1= iverilog-vpi.1 iverilog.1 vvp.1
.include <bsd.port.mk>