diff options
author | Olli Hauer <ohauer@FreeBSD.org> | 2014-06-01 14:19:13 +0000 |
---|---|---|
committer | Olli Hauer <ohauer@FreeBSD.org> | 2014-06-01 14:19:13 +0000 |
commit | 2f3121abfc0fc8e324c09c3f539e0a58b0f35feb (patch) | |
tree | aa9a0b47dcea1c2dddc2f50292a30955bd55a22e /cad | |
parent | 393c4306b3cc0deb44930e4fd4bc61c6997dd67a (diff) | |
download | ports-2f3121abfc0fc8e324c09c3f539e0a58b0f35feb.tar.gz ports-2f3121abfc0fc8e324c09c3f539e0a58b0f35feb.zip |
Notes
Diffstat (limited to 'cad')
-rw-r--r-- | cad/p5-Verilog-Perl/Makefile | 26 | ||||
-rw-r--r-- | cad/p5-Verilog-Perl/pkg-plist | 33 |
2 files changed, 33 insertions, 26 deletions
diff --git a/cad/p5-Verilog-Perl/Makefile b/cad/p5-Verilog-Perl/Makefile index 5fdf4d71bf89..62d88d60ecab 100644 --- a/cad/p5-Verilog-Perl/Makefile +++ b/cad/p5-Verilog-Perl/Makefile @@ -12,22 +12,9 @@ COMMENT= Building point for Verilog support in the Perl language BUILD_DEPENDS= flex>=2.5.35:${PORTSDIR}/textproc/flex -BROKEN= not staged USES= bison gmake perl5 USE_PERL5= configure -MAN1= vhier.1 vpassert.1 vppreproc.1 vrename.1 - -MAN3= Verilog::EditFiles.3 Verilog::Netlist::Logger.3 \ - Verilog::Parser.3 Verilog::Getopt.3 Verilog::Netlist::Module.3 \ - Verilog::Preproc.3 Verilog::Language.3 Verilog::Netlist::Net.3 \ - Verilog::SigParser.3 Verilog::Netlist.3 Verilog::Netlist::Pin.3 \ - Verilog::Netlist::Cell.3 Verilog::Netlist::Port.3 Verilog::Netlist::Defparam.3 \ - Verilog::Netlist::File.3 Verilog::Netlist::Subclass.3 \ - Verilog::Netlist::ContAssign.3 Verilog::Netlist::ModPort.3 \ - Verilog::Verilog-Perl.3 Verilog::Netlist::Interface.3 Verilog::Std.3 - -NO_STAGE= yes .include <bsd.port.pre.mk> post-patch: @@ -35,15 +22,10 @@ post-patch: ${WRKSRC}/Makefile.PL @${REINPLACE_CMD} -e 's|make|gmake|g' ${WRKSRC}/Makefile.PL -post-configure: -.if ${OSVERSION} < 700042 - @${REINPLACE_CMD} -e 's|-O2|-O|g' ${WRKSRC}/Makefile -.endif - -post-build: - cd ${WRKSRC} && make test +post-install: + ${STRIP_CMD} ${STAGEDIR}${SITE_PERL}/${PERL_ARCH}/auto/Verilog/Parser/*.so -test: - make post-build +regression-test: build + make test -C ${WRKSRC} .include <bsd.port.post.mk> diff --git a/cad/p5-Verilog-Perl/pkg-plist b/cad/p5-Verilog-Perl/pkg-plist index 3c4e572c2e3c..ee3affffe001 100644 --- a/cad/p5-Verilog-Perl/pkg-plist +++ b/cad/p5-Verilog-Perl/pkg-plist @@ -2,6 +2,27 @@ bin/vhier bin/vpassert bin/vppreproc bin/vrename +%%PERL5_MAN3%%/Verilog::EditFiles.3.gz +%%PERL5_MAN3%%/Verilog::Getopt.3.gz +%%PERL5_MAN3%%/Verilog::Language.3.gz +%%PERL5_MAN3%%/Verilog::Netlist.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Cell.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::ContAssign.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Defparam.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::File.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Interface.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Logger.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::ModPort.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Module.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Net.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Pin.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Port.3.gz +%%PERL5_MAN3%%/Verilog::Netlist::Subclass.3.gz +%%PERL5_MAN3%%/Verilog::Parser.3.gz +%%PERL5_MAN3%%/Verilog::Preproc.3.gz +%%PERL5_MAN3%%/Verilog::SigParser.3.gz +%%PERL5_MAN3%%/Verilog::Std.3.gz +%%PERL5_MAN3%%/Verilog::Verilog-Perl.3.gz %%SITE_PERL%%/%%PERL_ARCH%%/Verilog/EditFiles.pm %%SITE_PERL%%/%%PERL_ARCH%%/Verilog/Getopt.pm %%SITE_PERL%%/%%PERL_ARCH%%/Verilog/Language.pm @@ -28,9 +49,13 @@ bin/vrename %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Parser/Parser.so %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Preproc/Preproc.bs %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Preproc/Preproc.so -@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Preproc -@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Parser -@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Language -@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog +man/man1/vhier.1.gz +man/man1/vpassert.1.gz +man/man1/vppreproc.1.gz +man/man1/vrename.1.gz @dirrm %%SITE_PERL%%/%%PERL_ARCH%%/Verilog/Netlist @dirrm %%SITE_PERL%%/%%PERL_ARCH%%/Verilog +@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Language +@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Parser +@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog/Preproc +@dirrm %%SITE_PERL%%/%%PERL_ARCH%%/auto/Verilog |