aboutsummaryrefslogtreecommitdiff
path: root/cad/yosys/pkg-descr
diff options
context:
space:
mode:
Diffstat (limited to 'cad/yosys/pkg-descr')
-rw-r--r--cad/yosys/pkg-descr2
1 files changed, 0 insertions, 2 deletions
diff --git a/cad/yosys/pkg-descr b/cad/yosys/pkg-descr
index 74658b809b82..dada5d378b42 100644
--- a/cad/yosys/pkg-descr
+++ b/cad/yosys/pkg-descr
@@ -1,5 +1,3 @@
Yosys is a framework for Verilog RTL synthesis. It currently has
extensive Verilog-2005 support and provides a basic set of synthesis
algorithms for various application domains.
-
-WWW: https://yosyshq.net/yosys/