| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
In qemu-cheri:
* Fix build with llvm10 [0]
* Remove the 256-bit capability version
* Add CHERI RISC-V
PR: 244768 [0]
Submitted by: dim [0]
Sponsored by: DARPA
Notes:
svn path=/head/; revision=529267
|
|
|
|
| |
Notes:
svn path=/head/; revision=519848
|
|
|
|
| |
Notes:
svn path=/head/; revision=514196
|
|
|
|
|
|
|
|
|
| |
Grab the build fix for 12.x and -CURRENT from r484695.
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=491520
|
|
|
|
| |
Notes:
svn path=/head/; revision=484948
|
|
|
|
|
|
|
|
|
|
|
|
| |
devel/llvm-cheri.
Tell qemu to look for the smbd binary in the expected location (don't
add a RUN_DEPENDS entry as it's optional).
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=477400
|
|
|
|
|
|
|
|
|
|
| |
Committed together as code generated by the new LLVM requires updated
(virtual) hardware.
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=472718
|
|
|
|
| |
Notes:
svn path=/head/; revision=467792
|
|
|
|
|
|
|
|
|
|
| |
Consolidate the qemu-cheri ports into one now that they can be built in a
single tree (thanks to arichardson@).
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=461121
|
|
|
|
| |
Notes:
svn path=/head/; revision=453221
|
|
|
|
|
|
|
|
| |
instruction encodings that devel/llvm-cheri* will start emitting when
next updated.:
Notes:
svn path=/head/; revision=453171
|
|
|
|
|
|
|
| |
Includes new encodings to improve instruction density.
Notes:
svn path=/head/; revision=451914
|
|
|
|
|
|
|
|
|
| |
the CNExEq instruction.
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=446856
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Rework to depend on emulators/qemu for any ancillary files rather than
installing a conflicting set.[0]
Disable more automatically detected bits so dependencies are correct
when built manually.
Requested by: jhb[0]
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=437229
|
|
|
|
| |
Notes:
svn path=/head/; revision=427512
|
|
|
|
| |
Notes:
svn path=/head/; revision=420811
|
|
|
|
| |
Notes:
svn path=/head/; revision=417453
|
|
|
|
|
|
|
|
|
|
|
| |
Switch qemu-cheri128 to compressed 128-bit capabilities per the soon to be
released ISA v5. Introduce a new qemu-cheri128m port which retains
support for 128-bit capabilities that magically store 256-bit of data
preserving semantic compatiblity with 256-bit capabilities while having
128-bit size and alignment requirments.
Notes:
svn path=/head/; revision=416683
|
|
|
|
|
|
|
| |
instruction tracing from the guest os.
Notes:
svn path=/head/; revision=415202
|
|
|
|
|
|
|
|
|
| |
upcoming v5 ISA.
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=415092
|
|
|
|
| |
Notes:
svn path=/head/; revision=413877
|
|
|
|
| |
Notes:
svn path=/head/; revision=412634
|
|
|
|
| |
Notes:
svn path=/head/; revision=410800
|
|
|
|
| |
Notes:
svn path=/head/; revision=410098
|
|
|
|
|
|
|
| |
version.
Notes:
svn path=/head/; revision=409365
|
|
|
|
|
|
|
|
|
| |
Add USES=makeinfo to hopefully fix build on HEAD.
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=408516
|
|
Sponsored by: DARPA, AFRL
Notes:
svn path=/head/; revision=407321
|