summaryrefslogtreecommitdiff
path: root/test/src/pip-pip_mov_cr3-fail.ptt
diff options
context:
space:
mode:
Diffstat (limited to 'test/src/pip-pip_mov_cr3-fail.ptt')
-rw-r--r--test/src/pip-pip_mov_cr3-fail.ptt61
1 files changed, 61 insertions, 0 deletions
diff --git a/test/src/pip-pip_mov_cr3-fail.ptt b/test/src/pip-pip_mov_cr3-fail.ptt
new file mode 100644
index 0000000000000..17f8e06b2e998
--- /dev/null
+++ b/test/src/pip-pip_mov_cr3-fail.ptt
@@ -0,0 +1,61 @@
+; Copyright (c) 2015-2019, Intel Corporation
+;
+; Redistribution and use in source and binary forms, with or without
+; modification, are permitted provided that the following conditions are met:
+;
+; * Redistributions of source code must retain the above copyright notice,
+; this list of conditions and the following disclaimer.
+; * Redistributions in binary form must reproduce the above copyright notice,
+; this list of conditions and the following disclaimer in the documentation
+; and/or other materials provided with the distribution.
+; * Neither the name of Intel Corporation nor the names of its contributors
+; may be used to endorse or promote products derived from this software
+; without specific prior written permission.
+;
+; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
+; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+; POSSIBILITY OF SUCH DAMAGE.
+
+; Test that a paging event is bound to the next MOV CR3 instruction.
+;
+; Variant: Only one event binds to each instruction. While searching
+; for the next MOV CR3 to bind the second event, we run out
+; of code.
+;
+
+org 0x100000
+bits 64
+
+; @pt p1: psb()
+; @pt p2: fup(3: %l1)
+; @pt p3: mode.exec(64bit)
+; @pt p4: psbend()
+
+; @pt p5: pip(0xa000)
+; @pt p6: pip(0xb000)
+l1: mov cr3, rax
+l2: hlt
+
+
+; @pt .exp(ptdump)
+;%0p1 psb
+;%0p2 fup 3: %0l1
+;%0p3 mode.exec cs.l
+;%0p4 psbend
+;%0p5 pip a000 cr3 000000000000a000
+;%0p6 pip b000 cr3 000000000000b000
+
+
+; @pt .exp(ptxed)
+;%0l1 # mov cr3, rax
+;[paging, cr3: 000000000000a000]
+;%0l2 # hlt
+;[%eos, 100004: error: no memory mapped at this address]