diff options
Diffstat (limited to 'test/src/skl014-jmp.ptt')
-rw-r--r-- | test/src/skl014-jmp.ptt | 74 |
1 files changed, 74 insertions, 0 deletions
diff --git a/test/src/skl014-jmp.ptt b/test/src/skl014-jmp.ptt new file mode 100644 index 0000000000000..9c6433bd268b6 --- /dev/null +++ b/test/src/skl014-jmp.ptt @@ -0,0 +1,74 @@ +; Copyright (c) 2017-2019, Intel Corporation +; +; Redistribution and use in source and binary forms, with or without +; modification, are permitted provided that the following conditions are met: +; +; * Redistributions of source code must retain the above copyright notice, +; this list of conditions and the following disclaimer. +; * Redistributions in binary form must reproduce the above copyright notice, +; this list of conditions and the following disclaimer in the documentation +; and/or other materials provided with the distribution. +; * Neither the name of Intel Corporation nor the names of its contributors +; may be used to endorse or promote products derived from this software +; without specific prior written permission. +; +; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE +; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE +; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +; POSSIBILITY OF SUCH DAMAGE. + +; SKL014: Intel(R) PT TIP.PGD May Not Have Target IP Payload. +; +; When Intel PT (Intel Processor Trace) is enabled and a direct +; unconditional branch clears IA32_RTIT_STATUS.FilterEn (MSR 571H, +; bit 0), due to this erratum, the resulting TIP.PGD (Target IP +; Packet, Packet Generation Disable) may not have an IP payload +; with the target IP. +; +; Variant: jmp +; +; opt:ptxed --filter:addr0_cfg 1 --filter:addr0_a 0x1000 --filter:addr0_b 0x10ff +; +; cpu 6/78 +; cpu 6/85 +; cpu 6/94 +; cpu 6/142 +; cpu 6/158 +; cpu 6/102 +; cpu 6/125 +; cpu 6/126 +; + +org 0x1000 +bits 64 + +; @pt p0: psb() +; @pt p1: mode.exec(64bit) +; @pt p2: fup(3: %l0) +; @pt p3: psbend() +l0: jmp l2 +l1: hlt + +; @pt p4: tip.pgd(0: %l2) +ALIGN 0x100 +l2: hlt + + +; @pt .exp(ptdump) +;%0p0 psb +;%0p1 mode.exec cs.l +;%0p2 fup 3: %?l0 +;%0p3 psbend +;%0p4 tip.pgd 0: %?l2.0 + + +; @pt .exp(ptxed) +;%0l0 # jmp l2 +;[disabled] |