summaryrefslogtreecommitdiff
path: root/Makefile.inc1
diff options
context:
space:
mode:
authorJustin Hibbits <jhibbits@FreeBSD.org>2018-06-21 14:26:43 +0000
committerJustin Hibbits <jhibbits@FreeBSD.org>2018-06-21 14:26:43 +0000
commit22c1b4c0f14966310c9455418bc966f41d2977af (patch)
treeb23120b42bc0aa124d18c0afafce8e43f50cec38 /Makefile.inc1
parent770488d2026afd1b21c921be2c2100c12229ce0a (diff)
downloadsrc-test2-22c1b4c0f14966310c9455418bc966f41d2977af.tar.gz
src-test2-22c1b4c0f14966310c9455418bc966f41d2977af.zip
Introduce PMCR-based cpufreq(4) driver, for IBM POWER8 and POWER9 systems
Summary: POWER8 and POWER9 use a single CPU register, per core, to change clock speed. Everything else is handled by the on-chip controller. This change necessitates a change to the cpufreq global kernel driver to bump supported levels, as the device tree for these systems can have theoretically 256 different options. On my POWER9 Talos, the list consists of 100 items. At 16.67MHz intervals, that allows for a change of roughly 1.67GHz between lowest and highest. This has only been tested on the POWER9. However, since they're similar, this should work on POWER8 as well. Reviewed By: nwhitehorn Differential Revision: https://reviews.freebsd.org/D15932
Notes
Notes: svn path=/head/; revision=335481
Diffstat (limited to 'Makefile.inc1')
0 files changed, 0 insertions, 0 deletions