summaryrefslogtreecommitdiff
path: root/MdePkg/Library/DxeIoLibCpuIo2/IoLib.c
diff options
context:
space:
mode:
Diffstat (limited to 'MdePkg/Library/DxeIoLibCpuIo2/IoLib.c')
-rw-r--r--MdePkg/Library/DxeIoLibCpuIo2/IoLib.c34
1 files changed, 14 insertions, 20 deletions
diff --git a/MdePkg/Library/DxeIoLibCpuIo2/IoLib.c b/MdePkg/Library/DxeIoLibCpuIo2/IoLib.c
index 3602643d8a7e..aaf264d6fe52 100644
--- a/MdePkg/Library/DxeIoLibCpuIo2/IoLib.c
+++ b/MdePkg/Library/DxeIoLibCpuIo2/IoLib.c
@@ -1,23 +1,17 @@
/** @file
I/O Library instance based on EFI_CPU_IO2_PROTOCOL.
-
- Copyright (c) 2010, Intel Corporation. All rights reserved.<BR>
- Copyright (c) 2017, AMD Incorporated. All rights reserved.<BR>
- This program and the accompanying materials are licensed and made available
- under the terms and conditions of the BSD License which accompanies this
- distribution. The full text of the license may be found at
- http://opensource.org/licenses/bsd-license.php.
+ Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>
+ Copyright (c) 2017, AMD Incorporated. All rights reserved.<BR>
- THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
- WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
+ SPDX-License-Identifier: BSD-2-Clause-Patent
**/
#include "DxeCpuIo2LibInternal.h"
//
-// Globle varible to cache pointer to CpuIo2 protocol.
+// Global variable to cache pointer to CpuIo2 protocol.
//
EFI_CPU_IO2_PROTOCOL *mCpuIo = NULL;
@@ -216,7 +210,7 @@ MmioReadWorker (
The caller is responsible for aligning the Address if required.
@param Width The width of the I/O operation.
@param Data The value to write to the I/O port.
-
+
@return Data read from registers in the EFI system memory space.
**/
@@ -292,7 +286,7 @@ IoWrite8 (
serialized.
If Port is not aligned on a 16-bit boundary, then ASSERT().
-
+
If 16-bit I/O port operations are not supported, then ASSERT().
@param Port The I/O port to read.
@@ -350,7 +344,7 @@ IoWrite16 (
Reads the 32-bit I/O port specified by Port. The 32-bit read value is returned.
This function must guarantee that all I/O read and write operations are
serialized.
-
+
If Port is not aligned on a 32-bit boundary, then ASSERT().
If 32-bit I/O port operations are not supported, then ASSERT().
@@ -441,7 +435,7 @@ IoRead64 (
operations are serialized.
If Port is not aligned on a 64-bit boundary, then ASSERT().
-
+
If 64-bit I/O port operations are not supported, then ASSERT().
@param Port The I/O port to write.
@@ -702,7 +696,7 @@ MmioWrite8 (
operations are serialized.
If Address is not aligned on a 16-bit boundary, then ASSERT().
-
+
If 16-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to read.
@@ -731,7 +725,7 @@ MmioRead16 (
and write operations are serialized.
If Address is not aligned on a 16-bit boundary, then ASSERT().
-
+
If 16-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to write.
@@ -760,7 +754,7 @@ MmioWrite16 (
operations are serialized.
If Address is not aligned on a 32-bit boundary, then ASSERT().
-
+
If 32-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to read.
@@ -789,7 +783,7 @@ MmioRead32 (
and write operations are serialized.
If Address is not aligned on a 32-bit boundary, then ASSERT().
-
+
If 32-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to write.
@@ -818,7 +812,7 @@ MmioWrite32 (
operations are serialized.
If Address is not aligned on a 64-bit boundary, then ASSERT().
-
+
If 64-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to read.
@@ -847,7 +841,7 @@ MmioRead64 (
and write operations are serialized.
If Address is not aligned on a 64-bit boundary, then ASSERT().
-
+
If 64-bit MMIO register operations are not supported, then ASSERT().
@param Address The MMIO register to write.