summaryrefslogtreecommitdiff
path: root/sys/x86
Commit message (Expand)AuthorAgeFilesLines
* Remove unused function cpu_boot()Mitchell Horne2020-10-061-11/+0
* Explicit CTLFLAG_DYN not neededRyan Moeller2020-10-041-5/+5
* Move ctx_switch_xsave declaration to amd64 md_var.h.Konstantin Belousov2020-10-031-1/+0
* Rename kernel option ACPI_DMAR to IOMMU.Ruslan Bukin2020-09-293-14/+17
* Add missing declarations of 64-bit variants of bus_peek/bus_poke on amd64.Michal Meloun2020-09-241-0/+6
* Use envvar rather than nonstandard hint. linesWarner Losh2020-09-231-9/+9
* Move vm_page_dump bitset array definition to MI codeD Scott Phillips2020-09-211-3/+0
* Add missing assignment forgotten in r365899Michal Meloun2020-09-201-0/+1
* Add NetBSD compatible bus_space_peek_N() and bus_space_poke_N() functions.Michal Meloun2020-09-191-0/+25
* Refine the busdma template interface. Provide tools for filling in fieldsScott Long2020-09-141-32/+1
* amd64: prevent KCSan false positives on LAPIC mappingJason A. Harmening2020-09-121-3/+13
* Add constant for the DE_CFG MSR on AMD CPUs.John Baldwin2020-09-111-0/+1
* Move the rid variable to the generic iommu context.Ruslan Bukin2020-09-102-8/+8
* x86: clean up empty lines in .c and .h filesMateusz Guzik2020-09-0140-63/+15
* amd64: Handle 5-level paging on wakeup.Konstantin Belousov2020-08-231-6/+16
* Add amd64 procctl(2) ops to manage forced LA48/LA57 VA after exec.Konstantin Belousov2020-08-231-1/+10
* Add definition for CR4.LA57 bit.Konstantin Belousov2020-08-231-0/+1
* Export a routine to provide the TSC_AUX MSR value and use this in vmm.Peter Grehan2020-08-181-0/+1
* Move dmar_domain_unload_task to busdma_iommu.c.Ruslan Bukin2020-08-061-23/+0
* Add iommu_domain constructor and destructor.Ruslan Bukin2020-08-063-18/+11
* o Add machine/iommu.h and include MD iommu headers from it,Ruslan Bukin2020-08-051-0/+13
* Add a few macroses for conversion between DMAR unit, domain, ctxRuslan Bukin2020-08-045-45/+56
* Remove free_domain() and uma_zfree_domain().Mark Johnston2020-08-041-4/+4
* Add iommu_domain_map_ops virtual table with map/unmap methodsRuslan Bukin2020-07-313-8/+25
* o Don't include headers from iommu.h, include them from the headerRuslan Bukin2020-07-297-36/+37
* Fix !ACPI_DMAR build.Ruslan Bukin2020-07-291-0/+4
* o Move iommu_set_buswide_ctx, iommu_is_buswide_ctx toRuslan Bukin2020-07-293-29/+0
* o Move the buswide_ctxs bitmap to iommu_unit and rename related functions.Ruslan Bukin2020-07-285-26/+16
* Add initial driver for ACPI Platform Error Interfaces.Alexander Motin2020-07-272-0/+6
* Rename DMAR flags:Ruslan Bukin2020-07-264-55/+56
* o Make the _hw_iommu sysctl node non-static;Ruslan Bukin2020-07-251-5/+5
* o Move iommu gas prototypes, DMAR flags to iommu.h;Ruslan Bukin2020-07-253-47/+0
* Allow swi_sched() to be called from NMI context.Alexander Motin2020-07-254-1/+26
* Move Intel GAS to dev/iommu/ as now a part of generic iommu framework.Ruslan Bukin2020-07-251-729/+0
* Split-out the Intel GAS (Guest Address Space) management componentRuslan Bukin2020-07-256-216/+210
* Introduce ipi_self_from_nmi().Alexander Motin2020-07-242-0/+16
* Use APIC_IPI_DEST_OTHERS for bitmapped IPIs too.Alexander Motin2020-07-242-24/+35
* Make lapic_ipi_vectored(APIC_IPI_DEST_SELF) NMI safe.Alexander Motin2020-07-241-58/+48
* Move sys/iommu.h to dev/iommu/ as a part of generic IOMMU busdma backend.Ruslan Bukin2020-07-211-1/+1
* Move the Intel DMAR busdma backend to a generic place soRuslan Bukin2020-07-2111-1125/+9
* o Move iommu_test_boundary() to sys/iommu.hRuslan Bukin2020-07-185-26/+25
* hwpmc: Always set pmc_cpuid to somethingRyan Moeller2020-07-141-0/+1
* amd64: allow parallel shootdown IPIsKonstantin Belousov2020-07-144-312/+16
* Start splitting-out the Intel DMAR busdma backend to a generic place,Ruslan Bukin2020-07-1412-614/+710
* Assume all TSCs are synchronized for AMD Family 17h processors and laterJung-uk Kim2020-06-221-0/+7
* Control for Special Register Buffer Data Sampling mitigation.Konstantin Belousov2020-06-122-0/+56
* x86: add bits definitions for SRBDS mitigation control.Konstantin Belousov2020-06-122-0/+6
* x86: Bump default msi/msix vector limit to 2048Andrew Gallatin2020-06-121-1/+1
* Correct comment (this should have been committed with r362065).Konstantin Belousov2020-06-111-1/+4
* Restore TLB invalidations done before smp started.Konstantin Belousov2020-06-111-21/+11