aboutsummaryrefslogtreecommitdiff
path: root/src/arm/exynos5422-odroid-core.dtsi
diff options
context:
space:
mode:
authorEmmanuel Vadot <manu@FreeBSD.org>2019-04-10 17:56:06 +0000
committerEmmanuel Vadot <manu@FreeBSD.org>2019-04-10 17:56:06 +0000
commit2131505c51f1ac8ac0a6db71efcda1b4bd61084b (patch)
tree4f250a77fb54e1fe3c583af2f136645afa39a986 /src/arm/exynos5422-odroid-core.dtsi
parenta31d1ff13cd8d70944a6446c0e2478d7f25b53e7 (diff)
downloadsrc-2131505c51f1ac8ac0a6db71efcda1b4bd61084b.tar.gz
src-2131505c51f1ac8ac0a6db71efcda1b4bd61084b.zip
Notes
Diffstat (limited to 'src/arm/exynos5422-odroid-core.dtsi')
-rw-r--r--src/arm/exynos5422-odroid-core.dtsi11
1 files changed, 8 insertions, 3 deletions
diff --git a/src/arm/exynos5422-odroid-core.dtsi b/src/arm/exynos5422-odroid-core.dtsi
index 2fac4baf1eb4..bf09eab90f8a 100644
--- a/src/arm/exynos5422-odroid-core.dtsi
+++ b/src/arm/exynos5422-odroid-core.dtsi
@@ -1,6 +1,6 @@
// SPDX-License-Identifier: GPL-2.0
/*
- * Hardkernel Odroid XU3/XU4/HC1 boards core device tree source
+ * Hardkernel Odroid XU3/XU3-Lite/XU4/HC1 boards core device tree source
*
* Copyright (c) 2017 Marek Szyprowski
* Copyright (c) 2013-2017 Samsung Electronics Co., Ltd.
@@ -141,6 +141,7 @@
pinctrl-0 = <&s2mps11_irq>;
s2mps11_osc: clocks {
+ compatible = "samsung,s2mps11-clk";
#clock-cells = <1>;
clock-output-names = "s2mps11_ap",
"s2mps11_cp", "s2mps11_bt";
@@ -231,7 +232,7 @@
ldo13_reg: LDO13 {
regulator-name = "vddq_mmc2";
- regulator-min-microvolt = <2800000>;
+ regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <2800000>;
};
@@ -498,11 +499,15 @@
samsung,dw-mshc-sdr-timing = <0 4>;
samsung,dw-mshc-ddr-timing = <0 2>;
pinctrl-names = "default";
- pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus1 &sd2_bus4>;
+ pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_wp &sd2_bus1 &sd2_bus4>;
bus-width = <4>;
cap-sd-highspeed;
+ max-frequency = <200000000>;
vmmc-supply = <&ldo19_reg>;
vqmmc-supply = <&ldo13_reg>;
+ sd-uhs-sdr50;
+ sd-uhs-sdr104;
+ sd-uhs-ddr50;
};
&nocp_mem0_0 {