aboutsummaryrefslogtreecommitdiff
path: root/lib/libpmc/Makefile
Commit message (Collapse)AuthorAgeFilesLines
...
* Add Intel Ivy Bridge support to hwpmc(9).Fabien Thomas2012-09-061-0/+1
| | | | | | | | | | | | | Update offcore RSP token for Sandy Bridge. Note: No uncore support. Will works on Family 6 Model 3a. MFC after: 1 month Tested by: bapt, grehan Notes: svn path=/head/; revision=240164
* Add software PMC support.Fabien Thomas2012-03-281-0/+1
| | | | | | | | | | | | | | | | New kernel events can be added at various location for sampling or counting. This will for example allow easy system profiling whatever the processor is with known tools like pmcstat(8). Simultaneous usage of software PMC and hardware PMC is possible, for example looking at the lock acquire failure, page fault while sampling on instructions. Sponsored by: NETASQ MFC after: 1 month Notes: svn path=/head/; revision=233628
* Update manual pages for MIPS-related CPUs:Oleksandr Tymoshenko2012-03-251-0/+3
| | | | | | | | | | | - Rename pmc.mips to pmc.mips24k since it covers just one CPU, no whole architecture - Add documetnations for Octeon's PMC counters - Remove CAVEATS section from pmc.mips24k page: PMC for MIPS supports sampling now. Notes: svn path=/head/; revision=233451
* - Add support for the Intel Sandy Bridge microarchitecture (both core and ↵Davide Italiano2012-03-011-0/+2
| | | | | | | | | | | | | | uncore counting events) - New manpages with event lists. - Add MSRs for the Intel Sandy Bridge microarchitecture Reviewed by: attilio, brueffer, fabient Approved by: gnn (mentor) MFC after: 3 weeks Notes: svn path=/head/; revision=232366
* Revert last commit: CPUTYPE will be defined hereWarner Losh2011-02-111-1/+1
| | | | Notes: svn path=/head/; revision=218532
* Don't require CPUTYPE to be defined for ARM, but use it if it is.Warner Losh2011-02-111-1/+1
| | | | Notes: svn path=/head/; revision=218531
* MFtbemd:Warner Losh2010-08-231-2/+2
| | | | | | | | Prefer MACHNE_CPUARCH to MACHINE_ARCH in most contexts where you want to test of all the CPUs of a given family conform. Notes: svn path=/head/; revision=211725
* - Support for uncore counting events: one fixed PMC with the uncoreFabien Thomas2010-04-021-0/+5
| | | | | | | | | | | | | | | domain clock, 8 programmable PMC. - Westmere based CPU (Xeon 5600, Corei7 980X) support. - New man pages with events list for core and uncore. - Updated Corei7 events with Intel 253669-033US December 2009 doc. There is some removed events in the documentation, they have been kept in the code but documented in the man page as obsolete. - Offcore response events can be setup with rsp token. Sponsored by: NETASQ Notes: svn path=/head/; revision=206089
* Build lib/ with WARNS=6 by default.Ed Schouten2010-01-021-2/+0
| | | | | | | | | | | | Similar to libexec/, do the same with lib/. Make WARNS=6 the norm and lower it when needed. I'm setting WARNS?=0 for secure/. It seems secure/ includes the Makefile.inc provided by lib/. I'm not going to touch that directory. Most of the code there is contributed anyway. Notes: svn path=/head/; revision=201381
* Intel XScale hwpmc(4) support.Rui Paulo2009-12-231-0/+2
| | | | | | | | | | | | | | This brings hwpmc(4) support for 2nd and 3rd generation XScale cores. Right now it's enabled by default to make sure we test this a bit. When the time comes it can be disabled by default. Tested on Gateworks boards. A man page is coming. Obtained from: //depot/user/rpaulo/xscalepmc/... Notes: svn path=/head/; revision=200928
* Install x86 related man pages on x86 systems only.Rui Paulo2009-10-041-0/+2
| | | | | | | Reviewed by: jkoshy Notes: svn path=/head/; revision=197741
* Add manual pages for performance measurement counters present inJoseph Koshy2008-10-041-0/+4
| | | | | | | Intel Atom(tm), Core(tm) and Core2(tm) CPUs. Notes: svn path=/head/; revision=183593
* Build and install PMC-dependent manual pages.Joseph Koshy2008-09-161-0/+8
| | | | Notes: svn path=/head/; revision=183086
* Move the following functions into their own manual pages:Joseph Koshy2007-11-251-16/+17
| | | | | | | | | | | | | | - pmc_attach(), pmc_detach(). - pmc_capabilities(), pmc_cpuinfo(), pmc_ncpu(), pmc_npmc(), pmc_pmcinfo(), pmc_width(). - pmc_get_driver_stats(). - pmc_get_msr(). - pmc_read(), pmc_rw(), pmc_write(). - pmc_set(). - pmc_start(), pmc_stop(). Notes: svn path=/head/; revision=173899
* - Describe function pmc_init() in its own manual page.Joseph Koshy2007-11-251-5/+8
| | | | | | | | - Describe functions pmc_configure_logfile(), pmc_flush_logfile() and pmc_writelog() in their own manual page. Notes: svn path=/head/; revision=173889
* Describe convenience functions `pmc_name_of_{capability,class,cputype,Joseph Koshy2007-11-241-7/+7
| | | | | | | disposition,event,mode,state}' in their own manual page. Notes: svn path=/head/; revision=173880
* Describe pmc_event_names_of_class() in its own manual page.Joseph Koshy2007-11-231-2/+2
| | | | Notes: svn path=/head/; revision=173872
* Describe pmc_enable() and pmc_disable() in their own manual page.Joseph Koshy2007-11-231-3/+2
| | | | Notes: svn path=/head/; revision=173871
* Describe pmc_allocate() and pmc_release() in their own manual page.Joseph Koshy2007-11-231-3/+2
| | | | Notes: svn path=/head/; revision=173870
* MFP4:Joseph Koshy2005-06-091-3/+11
| | | | | | | | | | | | | | | | | | | - Implement sampling modes and logging support in hwpmc(4). - Separate MI and MD parts of hwpmc(4) and allow sharing of PMC implementations across different architectures. Add support for P4 (EMT64) style PMCs to the amd64 code. - New pmcstat(8) options: -E (exit time counts) -W (counts every context switch), -R (print log file). - pmc(3) API changes, improve our ability to keep ABI compatibility in the future. Add more 'alias' names for commonly used events. - bug fixes & documentation. Notes: svn path=/head/; revision=147191
* Add convenience APIs pmc_width() and pmc_capabilities() to -lpmc.Joseph Koshy2005-05-011-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Have pmcstat(8) and pmccontrol(8) use these APIs. Return PMC class-related constants (PMC widths and capabilities) with the OP GETCPUINFO call leaving OP PMCINFO to return only the dynamic information associated with a PMC (i.e., whether enabled, owner pid, reload count etc.). Allow pmc_read() (i.e., OPS PMCRW) on active self-attached PMCs to get upto-date values from hardware since we can guarantee that the hardware is running the correct PMC at the time of the call. Bug fixes: - (x86 class processors) Fix a bug that prevented an RDPMC instruction from being recognized as permitted till after the attached process had context switched out and back in again after a pmc_start() call. Tighten the rules for using RDPMC class instructions: a GETMSR OP is now allowed only after an OP ATTACH has been done by the PMC's owner to itself. OP GETMSR is not allowed for PMCs that track descendants, for PMCs attached to processes other than their owner processes. - (P4/HTT processors only) Fix a bug that caused the MI and MD layers to get out of sync. Add a new MD operation 'get_config()' as part of this fix. - Allow multiple system-mode PMCs at the same row-index but on different CPUs to be allocated. - Reject allocation of an administratively disabled PMC. Misc. code cleanups and refactoring. Improve a few comments. Notes: svn path=/head/; revision=145774
* Remove superfluous CFLAGS lines. Use the conditional '?=' constructJoseph Koshy2005-04-191-2/+0
| | | | | | | | | for WARNS lines. Submitted by: ru Notes: svn path=/head/; revision=145280
* Bring a working snapshot of hwpmc(4), its associated libraries, userland ↵Joseph Koshy2005-04-191-0/+43
utilities and documentation into -CURRENT. Bump FreeBSD_version. Reviewed by: alc, jhb (kernel changes) Notes: svn path=/head/; revision=145256
generated by cgit v1.3 (git 2.53.0) at 2026-04-18 08:12:33 +0000