aboutsummaryrefslogtreecommitdiff
path: root/sys/amd64/include
Commit message (Expand)AuthorAgeFilesLines
* MFC 199549, 199997, 204158, 207673, and 208901.Kenneth D. Merry2010-06-112-30/+27
* MFC r207329, r208716:Attilio Rao2010-06-011-3/+18
* MFC r207676:Konstantin Belousov2010-05-121-0/+2
* MFC r204051 (by imp):Konstantin Belousov2010-05-081-0/+3
* MFC r206089, r206684:Fabien Thomas2010-04-161-1/+10
* MFC 205851:John Baldwin2010-04-141-2/+3
* MFC r206459:Konstantin Belousov2010-04-131-0/+4
* MFC r205014,205015:Nathan Whitehorn2010-04-072-0/+10
* MFC r204907, r204913, r205402, r205573, r205573Alan Cox2010-04-052-0/+2
* MFC r204641, r204753:Attilio Rao2010-03-301-1/+1
* MFC r199852, r202387, r202441, r202534:Attilio Rao2010-03-291-1/+7
* MFC 205214:John Baldwin2010-03-262-0/+17
* MFC 205210,205448:John Baldwin2010-03-261-22/+22
* MFC rev. 202097:Marcel Moolenaar2010-01-221-0/+1
* MFC 198134,198149,198170,198171,198391,200948:John Baldwin2010-01-211-0/+1
* MFC r200033: mca: improve status checking, recording and reportingAndriy Gapon2009-12-191-0/+1
* MFC r199968: x86 cpu features: add MOVBE reporting and flagAndriy Gapon2009-12-081-0/+1
* - MFC r199067,199215,199253Jun Kuriyama2009-11-221-0/+1
* MFC r197070:Attilio Rao2009-11-061-2/+2
* MFC 197647: cpufunc.h: unify/correct style of c extension namesAndriy Gapon2009-11-011-3/+3
* MFC r197316Alan Cox2009-10-311-0/+2
* MFC 197439:John Baldwin2009-10-291-0/+3
* MFC r197933:Konstantin Belousov2009-10-201-0/+6
* MFC r197803, r197824, r197910:Attilio Rao2009-10-121-42/+58
* Adjust the handling of the local APIC PMC interrupt vector:John Baldwin2009-08-142-1/+3
* MFC r196196:Attilio Rao2009-08-132-9/+2
* When the page caching attributes are changed, after new mapping isKonstantin Belousov2009-07-222-0/+15
* Add support to the virtual memory system for configuring machine-Alan Cox2009-07-122-8/+11
* Restore the segment registers and segment base MSRs for amd64 syscallKonstantin Belousov2009-07-091-1/+2
* Cleanup ALIGNED_POINTER:Sam Leffler2009-07-051-10/+7
* Improve the handling of cpuset with interrupts.John Baldwin2009-07-011-1/+1
* Correct the #endif comment.Alan Cox2009-06-261-1/+1
* This change is the next step in implementing the cache control functionalityAlan Cox2009-06-261-0/+45
* Fix kernels compiled without SMP support. Make intr_next_cpu() availableJohn Baldwin2009-06-251-2/+0
* - Restore the behavior of pre-allocating IDT vectors for MSI interrupts.John Baldwin2009-06-251-0/+3
* Eliminate dead code. These definitions should have been deleted with theAlan Cox2009-06-221-10/+0
* Now that amd64's kernel map is 512GB (SVN rev 192216), there is no reasonAlan Cox2009-06-081-9/+0
* Bump CACHE_LINE_SIZE to 128 for x86. Intel's manuals explicitly recommendJohn Baldwin2009-05-181-1/+1
* correct range in commentKip Macy2009-05-161-1/+1
* update vm map commentKip Macy2009-05-161-1/+0
* Increase default kernel map to 512GBKip Macy2009-05-161-2/+2
* FreeBSD right now support 32 CPUs on all the architectures at least.Attilio Rao2009-05-141-4/+4
* Implement simple machine check support for amd64 and i386.John Baldwin2009-05-132-0/+76
* Fix XENHVM build.Doug Rabson2009-05-061-1/+1
* Rename statclock_disable variable to atrtcclock_disable that it actually is,Alexander Motin2009-05-031-1/+0
* Add support for using i8254 and rtc timers as event sources for amd64 SMPAlexander Motin2009-05-022-1/+10
* - Add support for cpuid leaf 0xb. This allows us to determine theJeff Roberson2009-04-292-4/+7
* Don't conditionally define CACHE_LINE_SHIFT, as we anticipate sizingRobert Watson2009-04-201-2/+0
* Add description and cautionary note regarding CACHE_LINE_SIZE.Robert Watson2009-04-191-0/+4
* For each architecture, define CACHE_LINE_SHIFT and a derivedRobert Watson2009-04-191-0/+4
generated by cgit v1.3 (git 2.53.0) at 2026-07-27 04:10:19 +0000