summaryrefslogtreecommitdiff
path: root/sys/dev/re
Commit message (Expand)AuthorAgeFilesLines
...
* Perform media change after setting IFF_DRV_RUNNING flag. Without it,Pyun YongHyeon2011-11-221-2/+2
* Writing access to RL_CFG5 register also requires EEPROM writePyun YongHyeon2011-11-221-5/+6
* - There's no need to overwrite the default device method with the defaultMarius Strobl2011-11-221-5/+1
* Add preliminary support for RTL8168/8111F PCIe Gigabit ethernet.Pyun YongHyeon2011-11-171-1/+3
* Add preliminary support for second generation RTL8105E PCIePyun YongHyeon2011-11-171-0/+2
* Disable PCIe ASPM (Active State Power Management) for allPyun YongHyeon2011-11-161-1/+21
* Add missing driver lock in SIOCSIFCAP handler.Pyun YongHyeon2011-11-161-1/+3
* Add preliminary support for RTL8411 PCIe Gigabit ethernet withPyun YongHyeon2011-11-161-0/+2
* Add preliminary support for RTL8402 PCIe FastEthernet withPyun YongHyeon2011-11-161-0/+2
* Sprinkle some const.Marius Strobl2011-11-021-6/+6
* Close a race where SIOCGIFMEDIA ioctl get inconsistent link status.Pyun YongHyeon2011-10-171-1/+1
* Add new device id of D-Link DGE-530T Rev. C controller. DGE-503TPyun YongHyeon2011-07-301-0/+2
* Do a sweep of the tree replacing calls to pci_find_extcap() with calls toJohn Baldwin2011-03-231-4/+4
* Add initial support for RTL8401E PCIe Fast Ethernet.Pyun YongHyeon2011-02-161-1/+6
* Disable TX IP checksum offloading for RTL8168C controllers. ThePyun YongHyeon2011-02-041-4/+19
* Add support for RTL8105E PCIe Fast Ethernet controller. It seemsPyun YongHyeon2011-01-261-1/+7
* Do not use interrupt taskqueue on controllers with MSI/MSI-XPyun YongHyeon2011-01-261-32/+175
* Remove TX taskqueue and directly invoke re_start in interrupt task.Pyun YongHyeon2011-01-251-20/+13
* Prefer MSI-X to MSI on controllers that support MSI-X. AllPyun YongHyeon2011-01-251-11/+52
* Disable TSO for all Realtek controllers. Experimentation showedPyun YongHyeon2011-01-251-7/+5
* Apply TX interrupt moderation to all RTL810xE PCIe Fast EthernetPyun YongHyeon2011-01-241-14/+2
* Change model names of controller RTL_HWREV_8168_SPIN[123] to real ones.Pyun YongHyeon2011-01-181-6/+6
* Implement initial jumbo frame support for RTL8168/8111 C/D/E PCIePyun YongHyeon2011-01-171-111/+347
* Add initial support for RTL8168E/8111E-VL PCIe GbE.Pyun YongHyeon2011-01-171-0/+6
* If driver is not able to allocate RX buffer, do not start driver.Pyun YongHyeon2011-01-131-6/+10
* Make sure to check validity of dma maps before destroying.Pyun YongHyeon2011-01-131-6/+10
* re_reset() should be called only after setting device specificPyun YongHyeon2011-01-131-5/+5
* Allow TX/RX checksum offloading to be configured independently.Pyun YongHyeon2011-01-131-3/+9
* For re(4) controllers that uses new jumbo frame scheme(RTL8168C/D/E),Pyun YongHyeon2011-01-121-2/+7
* When driver is not running, do not send DUMP command to controllerPyun YongHyeon2011-01-101-0/+5
* Implement TSO on RealTek RTL8168/8111 C or later controllers.Pyun YongHyeon2011-01-101-21/+19
* Add flow control for all re(4) controllers. re(4) controllers doPyun YongHyeon2010-11-151-1/+1
* Only moderate TX completion interrupts. Relying on taskqueue toPyun YongHyeon2010-11-091-1/+1
* Follow the lead of vendor's interrupt moderation mechanism.Pyun YongHyeon2010-11-081-0/+18
* Reduce spin wait time consumed in GMII register access routine.Pyun YongHyeon2010-11-081-4/+12
* Add simple MAC statistics counter reading support. UnfortunatelyPyun YongHyeon2010-11-051-15/+139
* style(9).Pyun YongHyeon2010-11-051-3/+3
* Remove extra white spaces.Pyun YongHyeon2010-11-051-3/+3
* Enable 64bit DMA addressing for RTL810xE/RTL8168/RTL8111 PCIePyun YongHyeon2010-11-051-2/+6
* Convert the PHY drivers to honor the mii_flags passed down and convertMarius Strobl2010-10-151-17/+11
* Don't change PCIe maximum read request size to 2048 on RTL810xPyun YongHyeon2010-05-071-3/+5
* Add preliminary support for 8168E/8111E PCIe controller.Pyun YongHyeon2010-04-091-2/+12
* Add TSO on VLANs. Because re(4) has a TSO limitation for jumboPyun YongHyeon2010-02-221-9/+17
* Increase PCIe maximuim read request size to 2048. Because re(4) usesPyun YongHyeon2010-02-211-0/+3
* Add initial support for RTL8103E PCIe fastethernet.Pyun YongHyeon2010-01-271-1/+8
* Move interface reinitialization down after disabling WOL in resumePyun YongHyeon2009-11-191-4/+5
* Minimize interface reinitialization by checking IFF_DRV_RUNNINGPyun YongHyeon2009-11-191-4/+16
* Add a check to know whether driver is still running afterPyun YongHyeon2009-11-021-0/+2
* Add RTL8168DP/RTL8111DP device id. While I'm here append "8111D" toPyun YongHyeon2009-08-241-3/+5
* Adding hardware ID for RTL810x PCIe found on HP Pavilion DV2-1022AX.Tai-hwa Liang2009-07-141-0/+2
generated by cgit v1.3 (git 2.53.0) at 2026-04-18 14:00:39 +0000