aboutsummaryrefslogtreecommitdiff
path: root/emulators/simh/files/patch-HP2100_hp2100__cpu3.c
diff options
context:
space:
mode:
authorMatthew Seaman <matthew@FreeBSD.org>2017-01-03 14:00:47 +0000
committerMatthew Seaman <matthew@FreeBSD.org>2017-01-03 14:00:47 +0000
commit7c084f620e6dcec68140cd4df90f64870cae813b (patch)
tree0752b4ea3e6f7dda7f1a2ab4235d6bffb9455613 /emulators/simh/files/patch-HP2100_hp2100__cpu3.c
parent1003c77c0b3d3e460dfd89596ea8c299cc0946c1 (diff)
downloadports-7c084f620e6dcec68140cd4df90f64870cae813b.tar.gz
ports-7c084f620e6dcec68140cd4df90f64870cae813b.zip
Notes
Diffstat (limited to 'emulators/simh/files/patch-HP2100_hp2100__cpu3.c')
-rw-r--r--emulators/simh/files/patch-HP2100_hp2100__cpu3.c56
1 files changed, 56 insertions, 0 deletions
diff --git a/emulators/simh/files/patch-HP2100_hp2100__cpu3.c b/emulators/simh/files/patch-HP2100_hp2100__cpu3.c
new file mode 100644
index 000000000000..fed75ea0b907
--- /dev/null
+++ b/emulators/simh/files/patch-HP2100_hp2100__cpu3.c
@@ -0,0 +1,56 @@
+--- HP2100/hp2100_cpu3.c.orig 2016-12-01 22:43:42 UTC
++++ HP2100/hp2100_cpu3.c
+@@ -186,7 +186,7 @@ entry = IR & 037;
+
+ if (UNIT_CPU_MODEL != UNIT_1000_F) { /* 2100/M/E-Series? */
+ if (op_ffp_e[entry] != OP_N)
+- if (reason = cpu_ops (op_ffp_e[entry], op, intrq)) /* get instruction operands */
++ if ((reason = cpu_ops (op_ffp_e[entry], op, intrq))) /* get instruction operands */
+ return reason;
+ }
+
+@@ -194,7 +194,7 @@ if (UNIT_CPU_MODEL != UNIT_1000_F) {
+
+ else { /* F-Series */
+ if (op_ffp_f[entry] != OP_N)
+- if (reason = cpu_ops (op_ffp_f[entry], op, intrq)) /* get instruction operands */
++ if ((reason = cpu_ops (op_ffp_f[entry], op, intrq))) /* get instruction operands */
+ return reason;
+
+ switch (entry) { /* decode IR<4:0> */
+@@ -417,7 +417,7 @@ switch (entry) {
+ sa = op[0].word - 1;
+
+ da = ReadW (sa); /* get jump target */
+- if (reason = resolve (da, &MA, intrq)) { /* resolve indirects */
++ if ((reason = resolve (da, &MA, intrq))) { /* resolve indirects */
+ PC = err_PC; /* irq restarts instruction */
+ break;
+ }
+@@ -435,7 +435,7 @@ switch (entry) {
+ op[1].word = op[1].word + /* compute element offset */
+ (op[2].word - 1) * op[3].word;
+ else { /* 3-dim access */
+- if (reason = cpu_ops (OP_KK, op2, intrq)) { /* get 1st, 2nd ranges */
++ if ((reason = cpu_ops (OP_KK, op2, intrq))) { /* get 1st, 2nd ranges */
+ PC = err_PC; /* irq restarts instruction */
+ break;
+ }
+@@ -461,7 +461,7 @@ switch (entry) {
+
+ for (j = 0; j < sc; j++) {
+ MA = ReadW (sa++); /* get addr of actual */
+- if (reason = resolve (MA, &MA, intrq)) { /* resolve indirect */
++ if ((reason = resolve (MA, &MA, intrq))) { /* resolve indirect */
+ PC = err_PC; /* irq restarts instruction */
+ break;
+ }
+@@ -644,7 +644,7 @@ t_stat reason = SCPE_OK;
+ entry = IR & 017; /* mask to entry point */
+
+ if (op_dbi[entry] != OP_N)
+- if (reason = cpu_ops (op_dbi[entry], op, intrq)) /* get instruction operands */
++ if ((reason = cpu_ops (op_dbi[entry], op, intrq))) /* get instruction operands */
+ return reason;
+
+ switch (entry) { /* decode IR<3:0> */