aboutsummaryrefslogtreecommitdiff
path: root/cad/yosys-systemverilog/Makefile
Commit message (Expand)AuthorAgeFilesLines
* cad/yosys: Update 0.57 => 0.58Älven8 days1-0/+1
* cad/yosys-systemverilog: BrokenYuri Victorovich2023-07-291-0/+2
* cad/yosys-systemverilog: Add PORTSCOUT tagYuri Victorovich2023-06-191-0/+2
* cad/yosys-systemverilog: Update 2023-06-05 → 2023-06-14Yuri Victorovich2023-06-181-2/+2
* cad/yosys-systemverilog: New port: SystemVerilog support for YosysYuri Victorovich2023-06-061-0/+93