blob: 8a8c4c972537c87c8f73d156e6d0307161d1b002 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
# Created by: ijliao
PORTNAME= gplcver
PORTVERSION= 2.12.a
CATEGORIES= cad
MASTER_SITES= SF/${PORTNAME}/${PORTNAME}/${PORTVERSION:R}${PORTVERSION:E}/
DISTNAME= ${PORTNAME}-${PORTVERSION:R}${PORTVERSION:E}.src
MAINTAINER= ports@FreeBSD.org
COMMENT= Verilog HDL simulator
LICENSE= GPLv2
USES= tar:bzip2 gmake
BUILD_WRKSRC= ${WRKSRC}/src
MAKEFILE= makefile.freebsd
PLIST_FILES= bin/cver
PORTDOCS= *
OPTIONS_DEFINE= DOCS
do-install:
${INSTALL_PROGRAM} ${WRKSRC}/bin/cver ${STAGEDIR}${PREFIX}/bin
post-install-DOCS-on:
@${MKDIR} ${STAGEDIR}${DOCSDIR}
${INSTALL_DATA} ${WRKSRC}/doc/* ${STAGEDIR}${DOCSDIR}
${INSTALL_DATA} ${WRKSRC}/Changelog \
${WRKSRC}/NEW.CVER.2001.RELEASE.NOTES \
${WRKSRC}/OUR_PHILOSOPHY ${STAGEDIR}${DOCSDIR}
.include <bsd.port.mk>
|
