aboutsummaryrefslogtreecommitdiff
path: root/cad/verilator/files
ModeNameSize
-rw-r--r--patch-src-verilog.y267logplainblame
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-10 00:46:41 +0000