aboutsummaryrefslogtreecommitdiff
path: root/cad/verilog-mode.el
ModeNameSize
-rw-r--r--Makefile707logplainblame
-rw-r--r--distinfo138logplainblame
-rw-r--r--pkg-descr449logplainblame
-rw-r--r--pkg-message289logplainblame
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-15 09:58:16 +0000