aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/Hexagon/build-vector-v4i8-zext.ll
diff options
context:
space:
mode:
Diffstat (limited to 'test/CodeGen/Hexagon/build-vector-v4i8-zext.ll')
-rw-r--r--test/CodeGen/Hexagon/build-vector-v4i8-zext.ll17
1 files changed, 17 insertions, 0 deletions
diff --git a/test/CodeGen/Hexagon/build-vector-v4i8-zext.ll b/test/CodeGen/Hexagon/build-vector-v4i8-zext.ll
new file mode 100644
index 0000000000000..b39426a723d11
--- /dev/null
+++ b/test/CodeGen/Hexagon/build-vector-v4i8-zext.ll
@@ -0,0 +1,17 @@
+; RUN: llc -march=hexagon < %s | FileCheck %s
+
+; Check that we generate zero-extends, instead of just shifting and oring
+; registers (which can contain sign-extended negative values).
+; CHECK: and(r{{[0-9]+}},#255)
+
+define i32 @fred(i8 %a0, i8 %a1, i8 %a2, i8 %a3) #0 {
+b4:
+ %v5 = insertelement <4 x i8> undef, i8 %a0, i32 0
+ %v6 = insertelement <4 x i8> %v5, i8 %a1, i32 1
+ %v7 = insertelement <4 x i8> %v6, i8 %a2, i32 2
+ %v8 = insertelement <4 x i8> %v7, i8 %a3, i32 3
+ %v9 = bitcast <4 x i8> %v8 to i32
+ ret i32 %v9
+}
+
+attributes #0 = { nounwind readnone }