aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/ic/ns16550.h
Commit message (Collapse)AuthorAgeFilesLines
* sys/dev: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-201-0/+2
| | | | | | | | | | | | | | | | | Mainly focus on files that use BSD 3-Clause license. The Software Package Data Exchange (SPDX) group provides a specification to make it easier for automated tools to detect and summarize well known opensource licenses. We are gradually adopting the specification, noting that the tags are considered only advisory and do not, in any way, superceed or replace the license texts. Special thanks to Wind River for providing access to "The Duke of Highlander" tool: an older (2014) run over FreeBSD tree was useful as a starting point. Notes: svn path=/head/; revision=326022
* Renumber copyright clause 4Warner Losh2017-02-281-1/+1
| | | | | | | | | | | | Renumber cluase 4 to 3, per what everybody else did when BSD granted them permission to remove clause 3. My insistance on keeping the same numbering for legal reasons is too pedantic, so give up on that point. Submitted by: Jan Schaumann <jschauma@stevens.edu> Pull Request: https://github.com/freebsd/freebsd/pull/96 Notes: svn path=/head/; revision=314436
* Add receiver timeout interrupt enable bit implemented in someRuslan Bukin2016-11-191-1/+6
| | | | | | | | | | system on chips. Submitted by: kan Sponsored by: DARPA, AFRL Notes: svn path=/head/; revision=308841
* Add support for UART found in the Ingenic XBurst system on chips.Ruslan Bukin2016-11-171-0/+3
| | | | | | | | | | These CPUs has non-standard UART enable bit hidden in the UART FIFO Control Register. Sponsored by: DARPA, AFRL Notes: svn path=/head/; revision=308750
* - Add support for Advantech PCI-1602 Rev. B1 and PCI-1603 cards. [1]Marius Strobl2016-01-101-0/+2
| | | | | | | | | | | | | | | - Add a description of Advantech PCI-1602 Rev. A boards. [1] - Properly set up REG_ACR also for PCI-1602 Rev. A based on what the Advantech-supplied Linux driver does. - Additionally use the macros of <dev/ic/ns16550.h> to replace existing magic values and get rid of trivial comments. - Fix the style of some comments. PR: 205359 [1] Submitted by: Jan Mikkelsen (original patch) [1] Notes: svn path=/head/; revision=293642
* Wait for DesignWare UART transfers completion before accessing line controlZbigniew Bodek2013-10-261-0/+1
| | | | | | | | | | | | | | | | When using DW UART with BUSY detection it is necessary to wait until all serial transfers are finished before manipulating the line control. LCR will not be affected when UART is busy. In addition, if Divisor Latch Access Bit is being set in order to modify UART divisors: 1. We will get BUSY interrupt if interrupts are enabled. 2. Because LCR will not be affected the THR and (even worse) IER contents will be corrupted. This will lead to console hang. Approved by: cognet (mentor) Notes: svn path=/head/; revision=257170
* Add support for A10 uart.Ganbold Tsagaankhuu2013-03-011-0/+1
| | | | | | | | | | | | | | | A10 uart is derived from Synopsys DesignWare uart and requires to read Uart Status Register when IIR_BUSY has detected. Also this change includes FDT check, where it checks device specific properties defined in dts and sets the busy_detect variable. broken_txfifo is also needed to be set in order to make it work for A10 uart case. Reviewed by: marcel@ Approved by: gonzo@ Notes: svn path=/head/; revision=247519
* Merge from projects/mips to head by hand:Warner Losh2010-01-111-0/+5
| | | | | | | Defintions for cavium uart (do they belong here?) Notes: svn path=/head/; revision=202062
* add %b formats for various registersSam Leffler2009-06-211-0/+12
| | | | Notes: svn path=/head/; revision=194600
* unifdef PC98Yoshihiro Takahashi2008-08-291-2/+0
| | | | Notes: svn path=/head/; revision=182442
* Allow uart(4)'s ns8250 driver to work with devices whose regshift is > 0.Benno Rice2006-05-231-1/+2
| | | | | | | | | | | | | | | | - Rename REG_DL to REG_DLL and REG_DLH. - Always treat DLL and DLH as two separate 8-bit registers instead of one 16-bit register. Additionally, remove the probe for the high 4 bits of IER being 0 and don't assume we can always read/write 0 to/from those bits. These changes allow uart(4) to drive the UARTs on the Intel XScale PXA255. Reviewed by: marcel Notes: svn path=/head/; revision=158844
* o Remove the com_thr, com_rhr, com_isr and com_lctl defines. They areMarcel Moolenaar2004-11-201-28/+59
| | | | | | | | | | | | | | | | | | | | not used and aliases for other defines. o Add REG_DATA as an alias for com_data. Likewise for other register defines. o Add LCR_SBREAK and make CFCR_SBREAK an alias for it. Likewise for the other LCR register bits that are known with the CFCR prefix. o Add MCR_IE and make MCR_IENABLE an alias for it. o Add LSR_TEMT and make LSR_TSRE an alias for it. o Add LSR_THRE and make LSR_TXRDY as alias for it. o Add FCR_ENABLE and make FIFO_ENABLE as alias for it. Likewise for the other FCR register bits that are known with the FIFO prefix. o Add EFR_CTS and make EFR_AUTOCTS an alias for it. o Add EFR_RTS and make EFR_AUTORTS an alias for it. This is a first step in cleaning up the definitions in this file. Notes: svn path=/head/; revision=137948
* Remove advertising clause from University of California Regent'sWarner Losh2004-04-071-4/+0
| | | | | | | | | | license, per letter dated July 22, 1999 and email from Peter Wemm, Alan Cox and Robert Watson. Approved by: core, peter, alc, rwatson Notes: svn path=/head/; revision=128019
* Added definitions of most of the interesting 16950 register numbersBruce Evans2003-09-161-0/+41
| | | | | | | | | | and some of their bits (i.e., fifo trigger levels, frequency multipliers and divisors, and bits to select the registers for these). This attempts to completely describe the 16950's complicated register selects for 16950-specific registers only. Notes: svn path=/head/; revision=120124
* Added definitions for some 16650 features (mostly misfeatures). ThisBruce Evans2003-09-161-0/+7
| | | | | | | completes defining the 16650 register numbers but not all of their bits. Notes: svn path=/head/; revision=120123
* Fixed a minor error in the description of the EFR and a major error inBruce Evans2003-09-161-8/+17
| | | | | | | | | | | | | | | the description of the data latch registers (they were described as readonly). Added some better and worse aliases for standard registers, mostly taken from the 16950 data sheet. Define deprecated aliases in terms of the preferred one. Don't define com_efr in terms of com_fifo. It is unrelated (in a different bank). Notes: svn path=/head/; revision=120122
* Sorted register numbers together with the correspoding register bits.Bruce Evans2003-09-161-33/+35
| | | | | | | | | | | Merged comments to match (put them at the right of the #defines instead of duplicating them). Sorted the resulting sections on UART type and register bank. Added a comment for each bank. Notes: svn path=/head/; revision=120119
* Moved the definitions of the bits in the ns*50 registers from sioreg.hBruce Evans2003-09-161-0/+85
| | | | | | | | | | | to ns16550.h. The organization of these files was sort of backwards. The bits in the registers have no driver or bus dependencies but they but the offsets of the registers in bus space are very bus-dependent. However, it does no harm to keep the definitions of the register offsets in ns16550.h provided they are thought of as internal ns*50 offsets. Notes: svn path=/head/; revision=120116
* Move the com_scr register address definition over with the other seven.Poul-Henning Kamp2002-09-221-0/+1
| | | | | | | Approved by: bde Notes: svn path=/head/; revision=103795
* Removed unneeded pc98 code (merged from i386/isa/ic/ns16550.h).Yoshihiro Takahashi2001-06-101-14/+0
| | | | Notes: svn path=/head/; revision=77960
* $Id$ -> $FreeBSD$Peter Wemm1999-08-281-1/+1
| | | | Notes: svn path=/head/; revision=50477
* Back out part 1 of the MCFH that changed $Id$ to $FreeBSD$. We are notPeter Wemm1997-02-221-1/+1
| | | | | | | ready for it yet. Notes: svn path=/head/; revision=22975
* Make the long-awaited change from $Id$ to $FreeBSD$Jordan K. Hubbard1997-01-141-1/+1
| | | | | | | | | | | This will make a number of things easier in the future, as well as (finally!) avoiding the Id-smashing problem which has plagued developers for so long. Boy, I'm glad we're not using sup anymore. This update would have been insane otherwise. Notes: svn path=/head/; revision=21673
* Another round of merge/update.Satoshi Asami1996-09-121-2/+15
| | | | | | | | | | | | (1) Add PC98 support to apm_bios.h and ns16550.h, remove pc98/pc98/ic (2) Move PC98 specific code out of cpufunc.h (to pc98.h) (3) Let the boot subtrees look more alike Submitted by: The FreeBSD(98) Development Team <freebsd98-hackers@jp.freebsd.org> Notes: svn path=/head/; revision=18265
* Removed all patch kit headers, sccsid and rcsid strings, put $Id$ in, someRodney W. Grimes1993-10-161-1/+2
| | | | | | | minor cleanup. Added $Id$ to files that did not have any version info, etc Notes: svn path=/head/; revision=619
* Initial import, 0.1 + pk 0.2.4-B1Rodney W. Grimes1993-06-121-0/+50
Notes: svn path=/cvs2svn/branches/unlabeled-1.1.1/; revision=4
generated by cgit v1.3 (git 2.53.0) at 2026-04-09 12:04:52 +0000