summaryrefslogtreecommitdiff
path: root/share/mk/bsd.cpu.mk
Commit message (Expand)AuthorAgeFilesLines
* [PowerPC64LE] Set up powerpc.powerpc64le architectureBrandon Bergren2020-09-221-1/+1
* When CPUTYPE is an architecture name use -marchAndrew Turner2020-09-021-0/+6
* powerpc: --secure-plt only needs to pass to ld.bfd, not ld.lldJustin Hibbits2020-03-301-1/+1
* [PowerPC] Switch powerpc and powerpcspe to lldBrandon Bergren2020-03-271-13/+0
* Add "tigerlake" CPUTYPE for x86 to catch up with Clang 10.0.Jung-uk Kim2020-03-101-8/+8
* Remove sparc64 specific buid-system hacksWarner Losh2020-02-261-27/+2
* Catch up with Clang 9.0.Jung-uk Kim2020-01-091-10/+10
* Add note to remind me there are three choices for arm32 floating point.Warner Losh2020-01-091-1/+5
* Add -mno-relax to CFLAGS in bsd.prog/lib.mk instead of bsd.cpu.mk.John Baldwin2020-01-081-4/+0
* [PowerPC64] Use ld.bfd to build LIB32 and STAND - when using llvmJustin Hibbits2019-12-241-0/+14
* Add a new "riscv-relaxations" linker feature.John Baldwin2019-12-051-0/+4
* Consolidate powerpcspe CFLAGSJustin Hibbits2019-11-101-3/+2
* powerpcspe: use -mspe instead of -mspe=yes to enable SPEJustin Hibbits2019-11-101-2/+2
* Make setting mips endian and ABI less verbose.Brooks Davis2019-07-191-15/+8
* powerpc: Transition to Secure-PLT, like most other OSs (Toolchain part)Justin Hibbits2019-06-251-0/+4
* Catch up with Clang 8.0.Jung-uk Kim2019-03-211-6/+8
* Catch up with Clang 7.0.Jung-uk Kim2019-03-211-4/+10
* Correct the CPU target for powerpcspeJustin Hibbits2019-02-091-2/+2
* Enable 'C'-compressed ISA extension.Ruslan Bukin2018-09-031-2/+2
* Revert r336773: it removed too much.Warner Losh2018-07-271-1/+5
* Remove xscale supportWarner Losh2018-07-271-5/+1
* Disable 'C'-compressed ISA extension.Ruslan Bukin2018-07-251-2/+2
* Remove special cases for armeb in the build.Warner Losh2018-07-171-1/+1
* Don't specify the desired march/mabi for RISC-V in ACFLAGS.John Baldwin2018-07-031-2/+0
* Don't use TARGET_ARCH in this file, use MACHINE_ARCH instead.Ruslan Bukin2018-06-191-1/+1
* Set correct float abi (float abi double) for hard-float build, soRuslan Bukin2018-04-181-2/+2
* Catch up with Clang 6.0.Jung-uk Kim2018-04-031-8/+12
* Add -mno-avx2 for clang as well as -mno-avx. We don't want either ofWarner Losh2017-11-201-1/+1
* Support armv7 builds for userlandWarner Losh2017-10-051-12/+12
* We don't use ARM_ARCH_6 in the tree, and haven't for a long longWarner Losh2017-08-131-3/+2
* Delete trailing whitespaceEnji Cooper2017-08-121-1/+1
* Support for v1.10 (latest) of RISC-V privilege specification.Ruslan Bukin2017-08-101-2/+5
* Explicitly set the desired MIPS ABI in toolchain flags.John Baldwin2017-04-071-0/+13
* Don't set the MIPS endianness flags in both ACFLAGS and CFLAGS.John Baldwin2017-04-071-2/+0
* Catch up with Clang 4.0.0.Jung-uk Kim2017-03-071-2/+6
* Add full softfloat and hardfloat support for RISC-V.Ruslan Bukin2016-11-161-2/+2
* Set endianness and floating point flags explicitly for MIPS targetsAlexander Kabaev2016-11-161-2/+15
* Use proper MACHINE_ARCH.Bryan Drewery2016-11-031-1/+1
* o Add support for long double.Ruslan Bukin2016-11-031-3/+3
* Add full softfloat and hardfloat support for MIPS.Ruslan Bukin2016-10-311-0/+3
* Create a new MACHINE_ARCH for Freescale PowerPC e500v2Justin Hibbits2016-10-221-0/+6
* Revert r303911 "Remove extra -msoft-float flags settings."Ruslan Bukin2016-08-111-0/+5
* Remove extra -msoft-float flags settings.Ruslan Bukin2016-08-101-5/+0
* Set the soft-float flag for assembly code as well.Ruslan Bukin2016-07-221-0/+1
* Make armv6 hard float abi by default. Kill armv6hf.Warner Losh2016-05-181-2/+6
* share: minor spelling fixes.Pedro F. Giffuni2016-05-011-2/+2
* Support simple soft floating point abi for CPUTYPE in arm. ComplexWarner Losh2016-03-281-6/+9
* Start support for the RISC-V 64-bit architecture developed by UC Berkeley.Ruslan Bukin2015-12-111-0/+11
* Handle CPUTYPE=armv[4567]* better. gcc expects those to be eitherWarner Losh2015-12-111-2/+7
* Add aarch64 support to CPUTYPEWarner Losh2015-11-201-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-22 10:36:20 +0000