aboutsummaryrefslogtreecommitdiff
path: root/contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp')
-rw-r--r--contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp52
1 files changed, 34 insertions, 18 deletions
diff --git a/contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp b/contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp
index 324084fb9c32..e384187b6e85 100644
--- a/contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp
+++ b/contrib/llvm-project/llvm/lib/CodeGen/MachineSSAContext.cpp
@@ -13,6 +13,7 @@
//===----------------------------------------------------------------------===//
#include "llvm/CodeGen/MachineSSAContext.h"
+#include "llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstr.h"
@@ -21,15 +22,23 @@
using namespace llvm;
-void MachineSSAContext::setFunction(MachineFunction &Fn) {
- MF = &Fn;
- RegInfo = &MF->getRegInfo();
+template <>
+void MachineSSAContext::appendBlockDefs(SmallVectorImpl<Register> &defs,
+ const MachineBasicBlock &block) {
+ for (auto &instr : block.instrs()) {
+ for (auto &op : instr.all_defs())
+ defs.push_back(op.getReg());
+ }
}
-MachineBasicBlock *MachineSSAContext::getEntryBlock(MachineFunction &F) {
- return &F.front();
+template <>
+void MachineSSAContext::appendBlockTerms(SmallVectorImpl<MachineInstr *> &terms,
+ MachineBasicBlock &block) {
+ for (auto &T : block.terminators())
+ terms.push_back(&T);
}
+template <>
void MachineSSAContext::appendBlockTerms(
SmallVectorImpl<const MachineInstr *> &terms,
const MachineBasicBlock &block) {
@@ -37,37 +46,39 @@ void MachineSSAContext::appendBlockTerms(
terms.push_back(&T);
}
-void MachineSSAContext::appendBlockDefs(SmallVectorImpl<Register> &defs,
- const MachineBasicBlock &block) {
- for (const MachineInstr &instr : block.instrs()) {
- for (const MachineOperand &op : instr.all_defs())
- defs.push_back(op.getReg());
- }
-}
-
/// Get the defining block of a value.
-MachineBasicBlock *MachineSSAContext::getDefBlock(Register value) const {
+template <>
+const MachineBasicBlock *MachineSSAContext::getDefBlock(Register value) const {
if (!value)
return nullptr;
- return RegInfo->getVRegDef(value)->getParent();
+ return F->getRegInfo().getVRegDef(value)->getParent();
}
+template <>
bool MachineSSAContext::isConstantOrUndefValuePhi(const MachineInstr &Phi) {
return Phi.isConstantValuePHI();
}
+template <>
+Intrinsic::ID MachineSSAContext::getIntrinsicID(const MachineInstr &MI) {
+ if (auto *GI = dyn_cast<GIntrinsic>(&MI))
+ return GI->getIntrinsicID();
+ return Intrinsic::not_intrinsic;
+}
+
+template <>
Printable MachineSSAContext::print(const MachineBasicBlock *Block) const {
if (!Block)
return Printable([](raw_ostream &Out) { Out << "<nullptr>"; });
return Printable([Block](raw_ostream &Out) { Block->printName(Out); });
}
-Printable MachineSSAContext::print(const MachineInstr *I) const {
+template <> Printable MachineSSAContext::print(const MachineInstr *I) const {
return Printable([I](raw_ostream &Out) { I->print(Out); });
}
-Printable MachineSSAContext::print(Register Value) const {
- auto *MRI = RegInfo;
+template <> Printable MachineSSAContext::print(Register Value) const {
+ auto *MRI = &F->getRegInfo();
return Printable([MRI, Value](raw_ostream &Out) {
Out << printReg(Value, MRI->getTargetRegisterInfo(), 0, MRI);
@@ -80,3 +91,8 @@ Printable MachineSSAContext::print(Register Value) const {
}
});
}
+
+template <>
+Printable MachineSSAContext::printAsOperand(const MachineBasicBlock *BB) const {
+ return Printable([BB](raw_ostream &Out) { BB->printAsOperand(Out); });
+}