aboutsummaryrefslogtreecommitdiff
path: root/decoder/source/trc_core_arch_map.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'decoder/source/trc_core_arch_map.cpp')
-rw-r--r--decoder/source/trc_core_arch_map.cpp69
1 files changed, 69 insertions, 0 deletions
diff --git a/decoder/source/trc_core_arch_map.cpp b/decoder/source/trc_core_arch_map.cpp
new file mode 100644
index 000000000000..66513113d4b8
--- /dev/null
+++ b/decoder/source/trc_core_arch_map.cpp
@@ -0,0 +1,69 @@
+/*
+ * \file trc_core_arch_map.cpp
+ * \brief OpenCSD : Map core names to architecture profiles
+ *
+ * \copyright Copyright (c) 2015, ARM Limited. All Rights Reserved.
+ */
+
+/*
+ * Redistribution and use in source and binary forms, with or without modification,
+ * are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice,
+ * this list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form must reproduce the above copyright notice,
+ * this list of conditions and the following disclaimer in the documentation
+ * and/or other materials provided with the distribution.
+ *
+ * 3. Neither the name of the copyright holder nor the names of its contributors
+ * may be used to endorse or promote products derived from this software without
+ * specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 'AS IS' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
+ * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include "common/trc_core_arch_map.h"
+
+static struct _ap_map_elements {
+ const char *name;
+ ocsd_arch_profile_t ap;
+} ap_map_array[] =
+{
+ { "Cortex-A72", { ARCH_V8, profile_CortexA } },
+ { "Cortex-A57", { ARCH_V8, profile_CortexA } },
+ { "Cortex-A53", { ARCH_V8, profile_CortexA } },
+ { "Cortex-A17", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A15", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A12", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A9", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A8", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A7", { ARCH_V7, profile_CortexA } },
+ { "Cortex-A5", { ARCH_V7, profile_CortexA } },
+ { "Cortex-R7", { ARCH_V7, profile_CortexR } },
+ { "Cortex-R5", { ARCH_V7, profile_CortexR } },
+ { "Cortex-R4", { ARCH_V7, profile_CortexR } },
+ { "Cortex-M0", { ARCH_V7, profile_CortexM } },
+ { "Cortex-M0+", { ARCH_V7, profile_CortexM } },
+ { "Cortex-M3", { ARCH_V7, profile_CortexM } },
+ { "Cortex-M4", { ARCH_V7, profile_CortexM } }
+};
+
+CoreArchProfileMap::CoreArchProfileMap()
+{
+ for(unsigned i = 0; i < sizeof(ap_map_array)/sizeof(_ap_map_elements); i++)
+ {
+ core_profiles[ap_map_array[i].name] = ap_map_array[i].ap;
+ }
+}
+
+/* End of File trc_core_arch_map.cpp */