aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/etherswitch/arswitch/arswitch_phy.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/dev/etherswitch/arswitch/arswitch_phy.c')
-rw-r--r--sys/dev/etherswitch/arswitch/arswitch_phy.c216
1 files changed, 216 insertions, 0 deletions
diff --git a/sys/dev/etherswitch/arswitch/arswitch_phy.c b/sys/dev/etherswitch/arswitch/arswitch_phy.c
new file mode 100644
index 000000000000..68cf365fd0f5
--- /dev/null
+++ b/sys/dev/etherswitch/arswitch/arswitch_phy.c
@@ -0,0 +1,216 @@
+/*-
+ * SPDX-License-Identifier: BSD-2-Clause
+ *
+ * Copyright (c) 2011-2012 Stefan Bethke.
+ * Copyright (c) 2012 Adrian Chadd.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#include <sys/param.h>
+#include <sys/bus.h>
+#include <sys/errno.h>
+#include <sys/kernel.h>
+#include <sys/lock.h>
+#include <sys/module.h>
+#include <sys/mutex.h>
+#include <sys/socket.h>
+#include <sys/sockio.h>
+#include <sys/sysctl.h>
+#include <sys/systm.h>
+
+#include <net/if.h>
+#include <net/if_media.h>
+
+#include <machine/bus.h>
+#include <dev/iicbus/iic.h>
+#include <dev/iicbus/iiconf.h>
+#include <dev/iicbus/iicbus.h>
+#include <dev/mii/mii.h>
+#include <dev/mii/miivar.h>
+#include <dev/mdio/mdio.h>
+
+#include <dev/etherswitch/etherswitch.h>
+
+#include <dev/etherswitch/arswitch/arswitchreg.h>
+#include <dev/etherswitch/arswitch/arswitchvar.h>
+
+#include <dev/etherswitch/arswitch/arswitch_reg.h>
+#include <dev/etherswitch/arswitch/arswitch_phy.h>
+
+#include "mdio_if.h"
+#include "miibus_if.h"
+#include "etherswitch_if.h"
+
+/*
+ * Access PHYs integrated into the switch by going direct
+ * to the PHY space itself, rather than through the switch
+ * MDIO register.
+ */
+int
+arswitch_readphy_external(device_t dev, int phy, int reg)
+{
+ int ret;
+ struct arswitch_softc *sc;
+
+ sc = device_get_softc(dev);
+
+ ARSWITCH_LOCK(sc);
+ ret = (MDIO_READREG(device_get_parent(dev), phy, reg));
+ DPRINTF(sc, ARSWITCH_DBG_PHYIO,
+ "%s: phy=0x%08x, reg=0x%08x, ret=0x%08x\n",
+ __func__, phy, reg, ret);
+ ARSWITCH_UNLOCK(sc);
+
+ return (ret);
+}
+
+int
+arswitch_writephy_external(device_t dev, int phy, int reg, int data)
+{
+ struct arswitch_softc *sc;
+
+ sc = device_get_softc(dev);
+
+ ARSWITCH_LOCK(sc);
+ (void) MDIO_WRITEREG(device_get_parent(dev), phy,
+ reg, data);
+ DPRINTF(sc, ARSWITCH_DBG_PHYIO,
+ "%s: phy=0x%08x, reg=0x%08x, data=0x%08x\n",
+ __func__, phy, reg, data);
+ ARSWITCH_UNLOCK(sc);
+
+ return (0);
+}
+
+/*
+ * Access PHYs integrated into the switch chip through the switch's MDIO
+ * control register.
+ */
+int
+arswitch_readphy_internal(device_t dev, int phy, int reg)
+{
+ struct arswitch_softc *sc;
+ uint32_t data = 0, ctrl;
+ int err, timeout;
+ uint32_t a;
+
+ sc = device_get_softc(dev);
+ ARSWITCH_LOCK_ASSERT(sc, MA_NOTOWNED);
+
+ if (phy < 0 || phy >= 32)
+ return (ENXIO);
+ if (reg < 0 || reg >= 32)
+ return (ENXIO);
+
+ if (AR8X16_IS_SWITCH(sc, AR8327))
+ a = AR8327_REG_MDIO_CTRL;
+ else
+ a = AR8X16_REG_MDIO_CTRL;
+
+ ARSWITCH_LOCK(sc);
+ err = arswitch_writereg_msb(dev, a,
+ AR8X16_MDIO_CTRL_BUSY | AR8X16_MDIO_CTRL_MASTER_EN |
+ AR8X16_MDIO_CTRL_CMD_READ |
+ (phy << AR8X16_MDIO_CTRL_PHY_ADDR_SHIFT) |
+ (reg << AR8X16_MDIO_CTRL_REG_ADDR_SHIFT));
+ DEVERR(dev, err, "arswitch_readphy()=%d: phy=%d.%02x\n", phy, reg);
+ if (err != 0)
+ goto fail;
+ for (timeout = 100; timeout--; ) {
+ ctrl = arswitch_readreg_msb(dev, a);
+ if ((ctrl & AR8X16_MDIO_CTRL_BUSY) == 0)
+ break;
+ }
+ if (timeout < 0) {
+ DPRINTF(sc, ARSWITCH_DBG_ANY,
+ "arswitch_readphy(): phy=%d.%02x; timeout=%d\n",
+ phy, reg, timeout);
+ goto fail;
+ }
+ data = arswitch_readreg_lsb(dev, a) &
+ AR8X16_MDIO_CTRL_DATA_MASK;
+ ARSWITCH_UNLOCK(sc);
+
+ DPRINTF(sc, ARSWITCH_DBG_PHYIO,
+ "%s: phy=0x%08x, reg=0x%08x, ret=0x%08x\n",
+ __func__, phy, reg, data);
+
+ return (data);
+
+fail:
+ ARSWITCH_UNLOCK(sc);
+
+ DPRINTF(sc, ARSWITCH_DBG_PHYIO,
+ "%s: phy=0x%08x, reg=0x%08x, fail; err=%d\n",
+ __func__, phy, reg, err);
+
+ return (-1);
+}
+
+int
+arswitch_writephy_internal(device_t dev, int phy, int reg, int data)
+{
+ struct arswitch_softc *sc;
+ uint32_t ctrl;
+ int err, timeout;
+ uint32_t a;
+
+ sc = device_get_softc(dev);
+ ARSWITCH_LOCK_ASSERT(sc, MA_NOTOWNED);
+
+ if (reg < 0 || reg >= 32)
+ return (ENXIO);
+
+ if (AR8X16_IS_SWITCH(sc, AR8327))
+ a = AR8327_REG_MDIO_CTRL;
+ else
+ a = AR8X16_REG_MDIO_CTRL;
+
+ ARSWITCH_LOCK(sc);
+ err = arswitch_writereg(dev, a,
+ AR8X16_MDIO_CTRL_BUSY |
+ AR8X16_MDIO_CTRL_MASTER_EN |
+ AR8X16_MDIO_CTRL_CMD_WRITE |
+ (phy << AR8X16_MDIO_CTRL_PHY_ADDR_SHIFT) |
+ (reg << AR8X16_MDIO_CTRL_REG_ADDR_SHIFT) |
+ (data & AR8X16_MDIO_CTRL_DATA_MASK));
+ if (err != 0)
+ goto out;
+ for (timeout = 100; timeout--; ) {
+ ctrl = arswitch_readreg(dev, a);
+ if ((ctrl & AR8X16_MDIO_CTRL_BUSY) == 0)
+ break;
+ }
+ if (timeout < 0)
+ err = EIO;
+
+ DPRINTF(sc, ARSWITCH_DBG_PHYIO,
+ "%s: phy=0x%08x, reg=0x%08x, data=0x%08x, err=%d\n",
+ __func__, phy, reg, data, err);
+
+out:
+ DEVERR(dev, err, "arswitch_writephy()=%d: phy=%d.%02x\n", phy, reg);
+ ARSWITCH_UNLOCK(sc);
+ return (err);
+}