aboutsummaryrefslogtreecommitdiff
path: root/sys/amd64/vmm/io/vlapic.h
Commit message (Expand)AuthorAgeFilesLines
* sys: Remove $FreeBSD$: two-line .h patternWarner Losh2023-08-161-2/+0
* spdx: The BSD-2-Clause-FreeBSD identifier is obsolete, drop -FreeBSDWarner Losh2023-05-121-1/+1
* vmm: Use struct vcpu in the rendezvous code.John Baldwin2022-11-181-1/+1
* vmm: Use struct vcpu in the instruction emulation code.John Baldwin2022-11-181-1/+1
* vmm: permit some IPIs to be handled by userspaceCorvin Köhne2022-10-141-0/+2
* Initial support for bhyve save and restore.John Baldwin2020-05-051-0/+6
* Untangle TPR shadowing and APIC virtualization.Michael Reifenberger2020-03-101-0/+2
* Simplify bhyve vlapic ESR logic.John Baldwin2019-08-291-1/+0
* sys/amd64: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-271-0/+2
* Add reserved bit checking when doing %CR8 emulation and inject #GP if required.Neel Natu2014-06-091-2/+2
* Support guest accesses to %cr8.Tycho Nightingale2014-06-061-0/+3
* Add support for x2APIC virtualization assist in Intel VT-x.Neel Natu2014-02-211-0/+1
* Simplify APIC mode switching from MMIO to x2APIC. In part this is done toNeel Natu2014-02-201-5/+5
* Add an API to rendezvous all active vcpus in a virtual machine. The rendezvousNeel Natu2014-01-141-0/+11
* Don't expose 'vmm_ipinum' as a global.Neel Natu2014-01-091-2/+2
* Allow vlapic_set_intr_ready() to return a value that indicates whether or notNeel Natu2014-01-071-8/+18
* Modify handling of writes to the vlapic LVT registers.Neel Natu2013-12-281-0/+1
* Modify handling of writes to the vlapic ICR_TIMER, DCR_TIMER, ICRLO and ESRNeel Natu2013-12-271-0/+4
* Modify handling of write to the vlapic SVR register.Neel Natu2013-12-271-0/+1
* Modify handling of writes to the vlapic ID, LDR and DFR registers.Neel Natu2013-12-261-0/+5
* vlapic code restructuring to make it easy to support hardware-assist for APICNeel Natu2013-12-251-59/+20
* Extend the support for local interrupts on the local APIC:John Baldwin2013-12-231-0/+4
* Add an API to deliver message signalled interrupts to vcpus. This allowsNeel Natu2013-12-161-0/+2
* Fix x2apic support in bhyve.Neel Natu2013-12-101-2/+4
* Use callout(9) to drive the vlapic timer instead of clocking it on each VM exit.Neel Natu2013-12-071-1/+0
* If a vcpu disables its local apic and then executes a 'HLT' then spin down theNeel Natu2013-12-071-0/+1
* Add support for level triggered interrupt pins on the vioapic. Prior to thisNeel Natu2013-11-271-1/+1
* Remove the 'vdev' abstraction that was meant to sit on top of device modelsNeel Natu2013-11-041-10/+3
* Calculate the number of host ticks until the next guest timer interrupt.Neel Natu2012-10-201-1/+1
* Add an option "-a" to present the local apic in the XAPIC mode instead of theNeel Natu2012-09-261-0/+3
* Restructure the x2apic access code in preparation for supporting memory mappedNeel Natu2012-09-211-0/+3
* Import of bhyve hypervisor and utilities, part 1.Peter Grehan2011-05-131-0/+105