1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
|
//=- LoongArchMCInstLower.cpp - Convert LoongArch MachineInstr to an MCInst -=//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains code to lower LoongArch MachineInstrs to their
// corresponding MCInst records.
//
//===----------------------------------------------------------------------===//
#include "LoongArch.h"
#include "LoongArchSubtarget.h"
#include "MCTargetDesc/LoongArchBaseInfo.h"
#include "MCTargetDesc/LoongArchMCExpr.h"
#include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCContext.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;
static MCOperand lowerSymbolOperand(const MachineOperand &MO, MCSymbol *Sym,
const AsmPrinter &AP) {
MCContext &Ctx = AP.OutContext;
LoongArchMCExpr::VariantKind Kind;
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case LoongArchII::MO_None:
Kind = LoongArchMCExpr::VK_LoongArch_None;
break;
case LoongArchII::MO_CALL:
Kind = LoongArchMCExpr::VK_LoongArch_CALL;
break;
case LoongArchII::MO_CALL_PLT:
Kind = LoongArchMCExpr::VK_LoongArch_CALL_PLT;
break;
case LoongArchII::MO_PCREL_HI:
Kind = LoongArchMCExpr::VK_LoongArch_PCALA_HI20;
break;
case LoongArchII::MO_PCREL_LO:
Kind = LoongArchMCExpr::VK_LoongArch_PCALA_LO12;
break;
case LoongArchII::MO_PCREL64_LO:
Kind = LoongArchMCExpr::VK_LoongArch_PCALA64_LO20;
break;
case LoongArchII::MO_PCREL64_HI:
Kind = LoongArchMCExpr::VK_LoongArch_PCALA64_HI12;
break;
case LoongArchII::MO_GOT_PC_HI:
Kind = LoongArchMCExpr::VK_LoongArch_GOT_PC_HI20;
break;
case LoongArchII::MO_GOT_PC_LO:
Kind = LoongArchMCExpr::VK_LoongArch_GOT_PC_LO12;
break;
case LoongArchII::MO_GOT_PC64_LO:
Kind = LoongArchMCExpr::VK_LoongArch_GOT64_PC_LO20;
break;
case LoongArchII::MO_GOT_PC64_HI:
Kind = LoongArchMCExpr::VK_LoongArch_GOT64_PC_HI12;
break;
case LoongArchII::MO_LE_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_LE_HI20;
break;
case LoongArchII::MO_LE_LO:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_LE_LO12;
break;
case LoongArchII::MO_LE64_LO:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_LE64_LO20;
break;
case LoongArchII::MO_LE64_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_LE64_HI12;
break;
case LoongArchII::MO_IE_PC_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_IE_PC_HI20;
break;
case LoongArchII::MO_IE_PC_LO:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_IE_PC_LO12;
break;
case LoongArchII::MO_IE_PC64_LO:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_IE64_PC_LO20;
break;
case LoongArchII::MO_IE_PC64_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_IE64_PC_HI12;
break;
case LoongArchII::MO_LD_PC_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_LD_PC_HI20;
break;
case LoongArchII::MO_GD_PC_HI:
Kind = LoongArchMCExpr::VK_LoongArch_TLS_GD_PC_HI20;
break;
// TODO: Handle more target-flags.
}
const MCExpr *ME =
MCSymbolRefExpr::create(Sym, MCSymbolRefExpr::VK_None, Ctx);
if (!MO.isJTI() && !MO.isMBB() && MO.getOffset())
ME = MCBinaryExpr::createAdd(
ME, MCConstantExpr::create(MO.getOffset(), Ctx), Ctx);
if (Kind != LoongArchMCExpr::VK_LoongArch_None)
ME = LoongArchMCExpr::create(ME, Kind, Ctx);
return MCOperand::createExpr(ME);
}
bool llvm::lowerLoongArchMachineOperandToMCOperand(const MachineOperand &MO,
MCOperand &MCOp,
const AsmPrinter &AP) {
switch (MO.getType()) {
default:
report_fatal_error(
"lowerLoongArchMachineOperandToMCOperand: unknown operand type");
case MachineOperand::MO_Register:
// Ignore all implicit register operands.
if (MO.isImplicit())
return false;
MCOp = MCOperand::createReg(MO.getReg());
break;
case MachineOperand::MO_RegisterMask:
// Regmasks are like implicit defs.
return false;
case MachineOperand::MO_Immediate:
MCOp = MCOperand::createImm(MO.getImm());
break;
case MachineOperand::MO_ConstantPoolIndex:
MCOp = lowerSymbolOperand(MO, AP.GetCPISymbol(MO.getIndex()), AP);
break;
case MachineOperand::MO_GlobalAddress:
MCOp = lowerSymbolOperand(MO, AP.getSymbolPreferLocal(*MO.getGlobal()), AP);
break;
case MachineOperand::MO_MachineBasicBlock:
MCOp = lowerSymbolOperand(MO, MO.getMBB()->getSymbol(), AP);
break;
case MachineOperand::MO_ExternalSymbol:
MCOp = lowerSymbolOperand(
MO, AP.GetExternalSymbolSymbol(MO.getSymbolName()), AP);
break;
case MachineOperand::MO_BlockAddress:
MCOp = lowerSymbolOperand(
MO, AP.GetBlockAddressSymbol(MO.getBlockAddress()), AP);
break;
case MachineOperand::MO_JumpTableIndex:
MCOp = lowerSymbolOperand(MO, AP.GetJTISymbol(MO.getIndex()), AP);
break;
}
return true;
}
bool llvm::lowerLoongArchMachineInstrToMCInst(const MachineInstr *MI,
MCInst &OutMI, AsmPrinter &AP) {
OutMI.setOpcode(MI->getOpcode());
for (const MachineOperand &MO : MI->operands()) {
MCOperand MCOp;
if (lowerLoongArchMachineOperandToMCOperand(MO, MCOp, AP))
OutMI.addOperand(MCOp);
}
return false;
}
|
