aboutsummaryrefslogtreecommitdiff
path: root/cad/Makefile
Commit message (Expand)AuthorAgeFilesLines
* Remove expired ports:Rene Ladan2020-03-011-1/+0
* Remove expired ports, all Python-2.7-only:Rene Ladan2020-02-221-1/+0
* New port: cad/veroroute: PCB (printed circuit board) design softwareYuri Victorovich2020-02-021-0/+1
* Remove expired ports:Rene Ladan2020-01-271-1/+0
* sort SUBDIRs.Mathieu Arnold2020-01-241-1/+1
* New port: cad/PrusaSlicerEugene Grosbein2020-01-241-0/+1
* Move cad/elmerfem -> science/elmerfemYuri Victorovich2020-01-151-1/+0
* Remove expired ports:Rene Ladan2020-01-101-1/+0
* Move cad/ujprog -> comms/ujprogYuri Victorovich2020-01-061-1/+0
* New port: cad/ujprog: ULX2S/ULX3S FPGA JTAG programmerYuri Victorovich2020-01-061-0/+1
* New/resurrected port: cad/gerbvKurt Jaeger2020-01-051-0/+1
* New port: cad/cascade-compiler: Just-In-Time Compiler for Verilog from VMware...Yuri Victorovich2020-01-051-0/+1
* Move the port devel/yosys -> cad/yosys, to the proper categoryYuri Victorovich2020-01-041-0/+1
* New port: cad/ktechlab: IDE for microcontrollers and electronicsYuri Victorovich2019-11-271-0/+1
* Re-add cad/oregano: Schematic capture and circuit simulatorYuri Victorovich2019-11-231-0/+1
* New port: cad/librepcb: Schematic and PCB editing softwareYuri Victorovich2019-11-231-0/+1
* New port: cad/caneda: EDA software suite focused on ease of use and portabilityYuri Victorovich2019-11-211-0/+1
* - Resurrect `cad/elmerfem' and update to version 8.4Alexey Dokuchaev2019-11-111-0/+1
* - Chase r517198 and reconnect `cad/brlcad' to the buildAlexey Dokuchaev2019-11-101-0/+1
* cad/fasm: Make PKGBASE uniqueYuri Victorovich2019-10-271-0/+1
* Remove port with duplicate PKGBASEAntoine Brodin2019-10-271-1/+0
* New port: cad/fasm: FPGA assembly (FASM) parser and generatorYuri Victorovich2019-10-271-0/+1
* New port: cad/nvc: VHDL compiler and simulatorYuri Victorovich2019-10-231-0/+1
* Re-add cad/ghdl: GNU VHDL simulatorYuri Victorovich2019-10-231-0/+1
* Remove expired ports:Rene Ladan2019-10-161-3/+0
* Remove expired port:Rene Ladan2019-08-121-1/+0
* New port: cad/digital: Digital logic designer and circuit simulatorYuri Victorovich2019-07-221-0/+1
* cad/kicad-doc: online help files and documentation for cad/kicadChristoph Moench-Tegeder2019-06-211-0/+1
* Re-add cad/leocadYuri Victorovich2019-05-181-0/+1
* Remove epxired ports:Rene Ladan2019-05-131-1/+0
* Remove expired webkit-gtk2 and webkit-gtk3 ports.Koop Mast2019-03-241-1/+0
* Resurrect cad/klayout and update to 0.25.8.Hiroki Sato2019-03-191-0/+1
* Qt4 deprecation: Remove Qt4 and its consumes.Tobias C. Berner2019-03-161-6/+0
* Add cad/py-phidl, a GDS-based CAD tool for photonic and superconductingHiroki Sato2019-03-151-0/+1
* New port: cad/lepton-edaTobias Kortkamp2019-02-231-0/+1
* cad/verilator: create portSteve Wills2019-01-171-0/+1
* cad/xtrkcad: CAD program for designing model railroad layoutsKurt Jaeger2019-01-131-0/+1
* Remove expired port:Rene Ladan2018-10-251-1/+0
* Remove SUBDIR += gmsh from cad/Makefile (missing from last commit)Joseph Mingrone2018-10-181-1/+0
* Repocopy the KiCad libraried from their -devel versions.Thierry Thomas2018-09-241-0/+4
* New port: cad/k40-whispererMateusz Piotrowski2018-09-191-0/+1
* GNU LibreDWG is a C library to handle DWG files which aims to be a freeAlexey Dokuchaev2018-08-301-0/+1
* Add a port of the KiCAD Project TemplatesMichael Reifenberger2018-07-281-0/+1
* Follow upstream and split the kicad-library-devel port intoMichael Reifenberger2018-07-061-1/+3
* Remove expired ports:Rene Ladan2018-06-071-2/+0
* New port: cad/abc: System for sequential synthesis and verificationYuri Victorovich2018-04-241-0/+1
* Add openscad-devel to the build and register conflict.Michael Reifenberger2018-04-221-0/+1
* New port: cad/py-pyfda: GUI tool for designing and analysing discrete time fi...Yuri Victorovich2018-02-031-0/+1
* This is the library part for kicad-devel (repo copied from kicad-library)Michael Reifenberger2018-01-121-0/+1
* New port: cad/sumo: Traffic simulation suite for road vehicles, public transp...Yuri Victorovich2017-12-031-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-14 09:13:00 +0000